blob: 26a0aac26009aca8f40dbf744714ce46a5f91155 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
|
; Copyright (c) 2017 Intel Corporation
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
; http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
[eal options]
-n=4 ; force number of memory channels
no-output=no ; disable DPDK debug output
[port 0]
name=if0
mac=50:00:00:00:00:01
[port 1]
name=if1
mac=50:00:00:00:00:02
[port 2]
name=if2
mac=50:00:00:00:00:03
[port 3]
name=if3
mac=50:00:00:00:00:04
[defaults]
mempool size=4K
[global]
start time=5
name=Handle None (4x)
[core 0]
mode=master
[core 1]
name=none
task=0
mode=none
rx port=if0
tx port=if1
drop=no
[core 2]
name=none
task=0
mode=none
rx port=if1
tx port=if0
drop=no
[core 3]
name=none
task=0
mode=none
rx port=if2
tx port=if3
drop=no
[core 4]
name=none
task=0
mode=none
rx port=if3
tx port=if2
drop=no
|
