blob: 9ae5bf93708c812b185775b10257338d5892bc7c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
|
# Copyright (c) 2016-2017 Intel Corporation
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#
#;
[eal options]
-n=4
no-output=no ; disable DPDK debug output
[port 0]
name=taggd1
mac=hardware
rx desc=2048
tx desc=2048
[port 1]
name=plain1
mac=hardware
rx desc=2048
tx desc=2048
[port 2]
name=plain2
mac=hardware
rx desc=2048
tx desc=2048
[port 3]
name=taggd2
mac=hardware
rx desc=2048
tx desc=2048
[defaults]
mempool size=8K
memcache size=512
[global]
start time=5
name=tag/untag
[core 0]
mode=master
[core 1]
name=untag1
task=0
mode=unmpls
rx port=taggd1
tx cores=1t1
drop=no
task=1
mode=l2fwd
dst mac=@@tester_p1
rx ring=yes
tx port=plain1
drop=no
[core 2]
name=tag1
task=0
mode=tagmpls
rx port=plain1
tx cores=2t1
drop=no
task=1
mode=l2fwd
dst mac=@@tester_p0
rx ring=yes
tx port=taggd1
drop=no
[core 3]
name=tag2
task=0
mode=tagmpls
rx port=plain2
tx cores=3t1
drop=no
task=1
mode=l2fwd
dst mac=@@tester_p3
rx ring=yes
tx port=taggd2
drop=no
[core 4]
name=untag2
task=0
mode=unmpls
rx port=taggd2
tx cores=4t1
drop=no
task=1
mode=l2fwd
dst mac=@@tester_p2
rx ring=yes
tx port=plain2
drop=no
|
