blob: 5a275a3348d076091834381be8b5dbe2de2e2c40 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
|
#ifndef __USB_OHCI_H
#define __USB_OHCI_H
// usb-ohci.c
void ohci_setup(void);
struct usbdevice_s;
struct usb_endpoint_descriptor;
struct usb_pipe;
struct usb_pipe *ohci_realloc_pipe(struct usbdevice_s *usbdev
, struct usb_pipe *upipe
, struct usb_endpoint_descriptor *epdesc);
int ohci_send_pipe(struct usb_pipe *p, int dir, const void *cmd
, void *data, int datasize);
int ohci_poll_intr(struct usb_pipe *p, void *data);
/****************************************************************
* ohci structs and flags
****************************************************************/
struct ohci_ed {
u32 hwINFO;
u32 hwTailP;
u32 hwHeadP;
u32 hwNextED;
} PACKED;
#define ED_ISO (1 << 15)
#define ED_SKIP (1 << 14)
#define ED_LOWSPEED (1 << 13)
#define ED_OUT (0x01 << 11)
#define ED_IN (0x02 << 11)
#define ED_C (0x02)
#define ED_H (0x01)
struct ohci_td {
u32 hwINFO;
u32 hwCBP;
u32 hwNextTD;
u32 hwBE;
} PACKED;
#define TD_CC 0xf0000000
#define TD_CC_GET(td_p) ((td_p >>28) & 0x0f)
#define TD_DI 0x00E00000
#define TD_DONE 0x00020000
#define TD_ISO 0x00010000
#define TD_EC 0x0C000000
#define TD_T 0x03000000
#define TD_T_DATA0 0x02000000
#define TD_T_DATA1 0x03000000
#define TD_T_TOGGLE 0x00000000
#define TD_DP 0x00180000
#define TD_DP_SETUP 0x00000000
#define TD_DP_IN 0x00100000
#define TD_DP_OUT 0x00080000
#define TD_R 0x00040000
struct ohci_hcca {
u32 int_table[32];
u32 frame_no;
u32 done_head;
u8 reserved[120];
} PACKED;
struct ohci_regs {
u32 revision;
u32 control;
u32 cmdstatus;
u32 intrstatus;
u32 intrenable;
u32 intrdisable;
u32 hcca;
u32 ed_periodcurrent;
u32 ed_controlhead;
u32 ed_controlcurrent;
u32 ed_bulkhead;
u32 ed_bulkcurrent;
u32 donehead;
u32 fminterval;
u32 fmremaining;
u32 fmnumber;
u32 periodicstart;
u32 lsthresh;
u32 roothub_a;
u32 roothub_b;
u32 roothub_status;
u32 roothub_portstatus[15];
} PACKED;
#define OHCI_CTRL_CBSR (3 << 0)
#define OHCI_CTRL_PLE (1 << 2)
#define OHCI_CTRL_CLE (1 << 4)
#define OHCI_CTRL_BLE (1 << 5)
#define OHCI_CTRL_HCFS (3 << 6)
# define OHCI_USB_RESET (0 << 6)
# define OHCI_USB_OPER (2 << 6)
#define OHCI_CTRL_RWC (1 << 9)
#define OHCI_HCR (1 << 0)
#define OHCI_CLF (1 << 1)
#define OHCI_BLF (1 << 2)
#define OHCI_INTR_MIE (1 << 31)
#define RH_PS_CCS 0x00000001
#define RH_PS_PES 0x00000002
#define RH_PS_PSS 0x00000004
#define RH_PS_POCI 0x00000008
#define RH_PS_PRS 0x00000010
#define RH_PS_PPS 0x00000100
#define RH_PS_LSDA 0x00000200
#define RH_PS_CSC 0x00010000
#define RH_PS_PESC 0x00020000
#define RH_PS_PSSC 0x00040000
#define RH_PS_OCIC 0x00080000
#define RH_PS_PRSC 0x00100000
#define RH_HS_LPS 0x00000001
#define RH_HS_OCI 0x00000002
#define RH_HS_DRWE 0x00008000
#define RH_HS_LPSC 0x00010000
#define RH_HS_OCIC 0x00020000
#define RH_HS_CRWE 0x80000000
#define RH_B_DR 0x0000ffff
#define RH_B_PPCM 0xffff0000
#define RH_A_NDP (0xff << 0)
#define RH_A_PSM (1 << 8)
#define RH_A_NPS (1 << 9)
#define RH_A_DT (1 << 10)
#define RH_A_OCPM (1 << 11)
#define RH_A_NOCP (1 << 12)
#define RH_A_POTPGT (0xff << 24)
#endif // usb-ohci.h
|
