summaryrefslogtreecommitdiffstats
path: root/qemu/roms/u-boot/include/configs/rut.h
diff options
context:
space:
mode:
Diffstat (limited to 'qemu/roms/u-boot/include/configs/rut.h')
-rw-r--r--qemu/roms/u-boot/include/configs/rut.h157
1 files changed, 0 insertions, 157 deletions
diff --git a/qemu/roms/u-boot/include/configs/rut.h b/qemu/roms/u-boot/include/configs/rut.h
deleted file mode 100644
index 6bddededa..000000000
--- a/qemu/roms/u-boot/include/configs/rut.h
+++ /dev/null
@@ -1,157 +0,0 @@
-/*
- * siemens rut
- * (C) Copyright 2013 Siemens Schweiz AG
- * (C) Heiko Schocher, DENX Software Engineering, hs@denx.de.
- *
- * Based on:
- * U-Boot file:/include/configs/am335x_evm.h
- *
- * Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/
- *
- * SPDX-License-Identifier: GPL-2.0+
- */
-
-#ifndef __CONFIG_RUT_H
-#define __CONFIG_RUT_H
-
-#define CONFIG_SIEMENS_RUT
-#define MACH_TYPE_RUT 4316
-#define CONFIG_SIEMENS_MACH_TYPE MACH_TYPE_RUT
-
-#include "siemens-am33x-common.h"
-
-#define CONFIG_SYS_MPUCLK 600
-#define RUT_IOCTRL_VAL 0x18b
-#define DDR_PLL_FREQ 303
-
- /* Physical Memory Map */
-#define CONFIG_MAX_RAM_BANK_SIZE (256 << 20) /* 256 MiB */
-
-/* I2C Configuration */
-#define CONFIG_SYS_I2C_SPEED 100000
-
-#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
-#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
-#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 6 /* 64 byte pages */
-#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* take up to 10 msec */
-
-#define CONFIG_SYS_U_BOOT_MAX_SIZE_SECTORS 0x200
-
-#undef CONFIG_SPL_NET_SUPPORT
-#undef CONFIG_SPL_NET_VCI_STRING
-#undef CONFIG_SPL_ETH_SUPPORT
-
-#define CONFIG_PHY_NATSEMI
-
-#define CONFIG_FACTORYSET
-
-/* UBI Support */
-#ifndef CONFIG_SPL_BUILD
-#define CONFIG_CMD_MTDPARTS
-#define CONFIG_MTD_PARTITIONS
-#define CONFIG_MTD_DEVICE
-#define CONFIG_RBTREE
-#define CONFIG_LZO
-#define CONFIG_CMD_UBI
-#define CONFIG_CMD_UBIFS
-#endif
-
-/* Watchdog */
-#define WATCHDOG_TRIGGER_GPIO 14
-
-#ifndef CONFIG_SPL_BUILD
-
-/* Default env settings */
-#define CONFIG_EXTRA_ENV_SETTINGS \
- "hostname=rut\0" \
- "nand_img_size=0x500000\0" \
- "splashpos=m,m\0" \
- "optargs=fixrtc --no-log consoleblank=0 \0" \
- CONFIG_COMMON_ENV_SETTINGS \
- "mmc_dev=0\0" \
- "mmc_root=/dev/mmcblk0p2 rw\0" \
- "mmc_root_fs_type=ext4 rootwait\0" \
- "mmc_load_uimage=" \
- "mmc rescan; " \
- "setenv bootfile uImage;" \
- "fatload mmc ${mmc_dev} ${kloadaddr} ${bootfile}\0" \
- "loadbootenv=fatload mmc ${mmc_dev} ${loadaddr} ${bootenv}\0" \
- "importbootenv=echo Importing environment from mmc ...; " \
- "env import -t $loadaddr $filesize\0" \
- "mmc_args=run bootargs_defaults;" \
- "mtdparts default;" \
- "setenv bootargs ${bootargs} " \
- "root=${mmc_root} ${mtdparts}" \
- "rootfstype=${mmc_root_fs_type} ip=${ip_method} " \
- "eth=${ethaddr} " \
- "\0" \
- "mmc_boot=run mmc_args; " \
- "run mmc_load_uimage; " \
- "bootm ${kloadaddr}\0" \
- ""
-
-#ifndef CONFIG_RESTORE_FLASH
-/* set to negative value for no autoboot */
-#define CONFIG_BOOTDELAY 3
-
-#define CONFIG_BOOTCOMMAND \
- "if mmc rescan; then " \
- "echo SD/MMC found on device ${mmc_dev};" \
- "if run loadbootenv; then " \
- "echo Loaded environment from ${bootenv};" \
- "run importbootenv;" \
- "fi;" \
- "if test -n $uenvcmd; then " \
- "echo Running uenvcmd ...;" \
- "run uenvcmd;" \
- "fi;" \
- "if run mmc_load_uimage; then " \
- "run mmc_args;" \
- "bootm ${kloadaddr};" \
- "fi;" \
- "fi;" \
- "run nand_boot;" \
- "reset;"
-
-#else
-#define CONFIG_BOOTDELAY 0
-
-#define CONFIG_BOOTCOMMAND \
- "setenv autoload no; " \
- "dhcp; " \
- "if tftp 80000000 debrick.scr; then " \
- "source 80000000; " \
- "fi"
-#endif
-
-#endif /* CONFIG_SPL_BUILD */
-
-#ifdef CONFIG_SPL_BUILD
-#undef CONFIG_HW_WATCHDOG
-#endif
-
-#define CONFIG_VIDEO
-#if defined(CONFIG_VIDEO)
-#define CONFIG_VIDEO_DA8XX
-#define CONFIG_CFB_CONSOLE
-#define CONFIG_VGA_AS_SINGLE_DEVICE
-#define CONFIG_SPLASH_SCREEN
-#define CONFIG_SPLASH_SCREEN_ALIGN
-#define CONFIG_VIDEO_LOGO
-#define CONFIG_VIDEO_BMP_RLE8
-#define CONFIG_VIDEO_BMP_LOGO
-#define CONFIG_CMD_BMP
-#define DA8XX_LCD_CNTL_BASE LCD_CNTL_BASE
-
-#define CONFIG_SPI
-#define CONFIG_OMAP3_SPI
-
-#define BOARD_LCD_RESET 115 /* Bank 3 pin 19 */
-#define CONFIG_ARCH_EARLY_INIT_R
-#define CONFIG_FORMIKE
-#define DISPL_PLL_SPREAD_SPECTRUM
-#define CONFIG_SYS_CONSOLE_BG_COL 0xff
-#define CONFIG_SYS_CONSOLE_FG_COL 0x00
-#endif
-
-#endif /* ! __CONFIG_RUT_H */