summaryrefslogtreecommitdiffstats
path: root/kernel/arch/openrisc/boot/dts
diff options
context:
space:
mode:
Diffstat (limited to 'kernel/arch/openrisc/boot/dts')
-rw-r--r--kernel/arch/openrisc/boot/dts/Makefile10
-rw-r--r--kernel/arch/openrisc/boot/dts/or1ksim.dts50
2 files changed, 60 insertions, 0 deletions
diff --git a/kernel/arch/openrisc/boot/dts/Makefile b/kernel/arch/openrisc/boot/dts/Makefile
new file mode 100644
index 000000000..b092d30d6
--- /dev/null
+++ b/kernel/arch/openrisc/boot/dts/Makefile
@@ -0,0 +1,10 @@
+ifneq '$(CONFIG_OPENRISC_BUILTIN_DTB)' '""'
+BUILTIN_DTB := $(patsubst "%",%,$(CONFIG_OPENRISC_BUILTIN_DTB)).dtb.o
+else
+BUILTIN_DTB :=
+endif
+obj-y += $(BUILTIN_DTB)
+
+clean-files := *.dtb.S
+
+#DTC_FLAGS ?= -p 1024
diff --git a/kernel/arch/openrisc/boot/dts/or1ksim.dts b/kernel/arch/openrisc/boot/dts/or1ksim.dts
new file mode 100644
index 000000000..5d4f9027a
--- /dev/null
+++ b/kernel/arch/openrisc/boot/dts/or1ksim.dts
@@ -0,0 +1,50 @@
+/dts-v1/;
+/ {
+ compatible = "opencores,or1ksim";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ interrupt-parent = <&pic>;
+
+ chosen {
+ bootargs = "console=uart,mmio,0x90000000,115200";
+ };
+
+ memory@0 {
+ device_type = "memory";
+ reg = <0x00000000 0x02000000>;
+ };
+
+ cpus {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ cpu@0 {
+ compatible = "opencores,or1200-rtlsvn481";
+ reg = <0>;
+ clock-frequency = <20000000>;
+ };
+ };
+
+ /*
+ * OR1K PIC is built into CPU and accessed via special purpose
+ * registers. It is not addressable and, hence, has no 'reg'
+ * property.
+ */
+ pic: pic {
+ compatible = "opencores,or1k-pic";
+ #interrupt-cells = <1>;
+ interrupt-controller;
+ };
+
+ serial0: serial@90000000 {
+ compatible = "opencores,uart16550-rtlsvn105", "ns16550a";
+ reg = <0x90000000 0x100>;
+ interrupts = <2>;
+ clock-frequency = <20000000>;
+ };
+
+ enet0: ethoc@92000000 {
+ compatible = "opencores,ethmac-rtlsvn338";
+ reg = <0x92000000 0x100>;
+ interrupts = <4>;
+ };
+};