aboutsummaryrefslogtreecommitdiffstats
path: root/samples/vnf_samples/nsut/prox/tc_prox_baremetal_lb-2.yaml
AgeCommit message (Collapse)AuthorFilesLines
2019-02-04Support NSB NFVi buffering and Load Balance on 2 and 4 portsDanielMartinBuckley1-0/+64
JIRA: YARDSTICK-1582 Most use cases support 4 ports. Buffering support only 1 core. Request is about supporting buffering & Load balance for 2 and 4 ports Change-Id: I734f9d6702825b31253a21092c86fc72e367586b Signed-off-by: Daniel Martin Buckley <daniel.m.buckley@intel.com>