aboutsummaryrefslogtreecommitdiffstats
path: root/samples/vnf_samples/nsut/prox/configs/gen_acl-2.cfg
diff options
context:
space:
mode:
authorDanielMartinBuckley <daniel.m.buckley@intel.com>2017-09-05 19:39:23 +0100
committerRoss Brattain <ross.b.brattain@intel.com>2017-09-20 01:25:04 -0700
commit2e2e99676b9abef1e6d936e37055be9f4b2855d9 (patch)
treeb13d08be4c70a8f7ed84b2ac58c556fab8e4bfe9 /samples/vnf_samples/nsut/prox/configs/gen_acl-2.cfg
parent15c9412c5a260a6bff2c015ed61af7042b905a20 (diff)
Addition of PROX NSB tests to yardstick
JIRA: YARDSTICK-802 Addition of PROX L2FWD_Multiflow, ACL, Load Balancing plus grafana dashboards Supports 2 and 4 port Baremetal & Heat Change-Id: I1f3990d5451de265ee3901302569c355ece3b146 Signed-off-by: Daniel Martin Buckley <daniel.m.buckley@intel.com>
Diffstat (limited to 'samples/vnf_samples/nsut/prox/configs/gen_acl-2.cfg')
-rw-r--r--samples/vnf_samples/nsut/prox/configs/gen_acl-2.cfg64
1 files changed, 44 insertions, 20 deletions
diff --git a/samples/vnf_samples/nsut/prox/configs/gen_acl-2.cfg b/samples/vnf_samples/nsut/prox/configs/gen_acl-2.cfg
index d612e4f56..816bb3297 100644
--- a/samples/vnf_samples/nsut/prox/configs/gen_acl-2.cfg
+++ b/samples/vnf_samples/nsut/prox/configs/gen_acl-2.cfg
@@ -1,35 +1,45 @@
-; Copyright (c) 2016-2017 Intel Corporation
-;
-; Licensed under the Apache License, Version 2.0 (the "License");
-; you may not use this file except in compliance with the License.
-; You may obtain a copy of the License at
-;
-; http://www.apache.org/licenses/LICENSE-2.0
-;
-; Unless required by applicable law or agreed to in writing, software
-; distributed under the License is distributed on an "AS IS" BASIS,
-; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-; See the License for the specific language governing permissions and
-; limitations under the License.
+# Copyright (c) 2016-2017 Intel Corporation
+#
+# Licensed under the Apache License, Version 2.0 (the "License");
+# you may not use this file except in compliance with the License.
+# You may obtain a copy of the License at
+#
+# http://www.apache.org/licenses/LICENSE-2.0
+#
+# Unless required by applicable law or agreed to in writing, software
+# distributed under the License is distributed on an "AS IS" BASIS,
+# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+# See the License for the specific language governing permissions and
+# limitations under the License.
+#
+#;
[eal options]
--n=4 ; force number of memory channels
+-n=4
no-output=no ; disable DPDK debug output
[port 0]
name=p0
-mac=00:00:00:00:00:01
+mac=hardware
+promiscuous=yes
+
[port 1]
name=p1
-mac=00:00:00:00:00:02
-
+mac=hardware
+promiscuous=yes
[defaults]
mempool size=4K
+[variables]
+$sut_mac0=@@dst_mac0
+$sut_mac1=@@dst_mac1
+$qinq_tag_inline="88 a8"
+
[global]
start time=5
-name=ACL gen
+name=Basic Gen
+
[core 0]
mode=master
@@ -40,7 +50,7 @@ mode=gen
tx port=p0
bps=625000000
; Ethernet + QinQ + IP + UDP
-pkt inline= 00 00 00 00 00 01 70 00 00 00 00 01 88 a8 00 01 81 00 00 01 08 00 45 00 00 1c 00 01 00 00 40 11 f7 7d c0 a8 01 01 c0 a8 01 01 00 35 00 35 00 08 7c 21 FFFFFFFF
+pkt inline=${sut_mac0} 70 00 00 00 00 01 ${qinq_tag_inline} 00 01 81 00 00 01 08 00 45 00 00 1c 00 01 00 00 40 11 f7 7d c0 a8 01 01 c0 a8 01 01 00 35 00 35 00 08 7c 21 FFFFFFFF
; svlan: [0,1]
random=000000000000000X
rand_offset=14
@@ -62,6 +72,7 @@ random=000000000000XXX00000000XXXXXXXXX
rand_offset=42
lat pos=50
+
[core 2]
name=p1
task=0
@@ -69,7 +80,7 @@ mode=gen
tx port=p1
bps=625000000
; Ethernet + QinQ + IP + UDP
-pkt inline=00 00 00 00 00 02 70 00 00 00 00 02 88 a8 00 01 81 00 00 01 08 00 45 00 00 1c 00 01 00 00 40 11 f7 7d c0 a8 01 01 c0 a8 01 01 00 35 00 35 00 08 7c 21 FFFFFFFF
+pkt inline=${sut_mac1} 70 00 00 00 00 02 ${qinq_tag_inline} 00 01 81 00 00 01 08 00 45 00 00 1c 00 01 00 00 40 11 f7 7d c0 a8 01 01 c0 a8 01 01 00 35 00 35 00 08 7c 21 FFFFFFFF
; svlan: [0,1]
random=000000000000000X
rand_offset=14
@@ -90,3 +101,16 @@ rand_offset=23
random=000000000000XXX00000000XXXXXXXXX
rand_offset=42
lat pos=50
+
+[core 3]
+name=rec 0
+task=0
+mode=lat
+rx port=p0
+
+[core 4]
+name=rec 1
+task=0
+mode=lat
+rx port=p1
+