diff options
| author |   Ross Brattain <ross.b.brattain@intel.com> | 2018-02-13 21:42:45 -0800 |
|---|---|---|
| committer |   Emma Foley <emma.l.foley@intel.com> | 2018-02-14 11:04:48 +0000 |
| commit | 7cb35f6b1def7a07b48319e87f417553dd153653 (patch) | |
| tree | ef9826d0a4c3237b989d9d136b61db081ea58db9 /ansible/roles/vcpu_pin_set_setup/vars | |
| parent | 5367e37da4e39b872c0f7ab8ea110d2d83f90ccf (diff) | |
NSB: fix pylint warnings in test_tg_ixload
Change-Id: Ieb58167d8b20e0de32578b3df105a141507869d5
Signed-off-by: Ross Brattain <ross.b.brattain@intel.com>
Diffstat (limited to 'ansible/roles/vcpu_pin_set_setup/vars')
0 files changed, 0 insertions, 0 deletions