blob: ccae39095a004ff1d26888a793e710859c8e6094 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
|
/*
* Copyright (C) 2011 Andes Technology Corporation
* Macpaul Lin, Andes Technology Corporation <macpaul@andestech.com>
*
* SPDX-License-Identifier: GPL-2.0+
*/
/* FTAHBC020S - AHB Controller (Arbiter/Decoder) definitions */
#ifndef __FTAHBC020S_H
#define __FTAHBC202S_H
/* Registers Offsets */
/*
* AHB Slave BSR, offset: n * 4, n=0~31
*/
#ifndef __ASSEMBLY__
struct ftahbc02s {
unsigned int s_bsr[32]; /* 0x00-0x7c - Slave n Base/Size Reg */
unsigned int pcr; /* 0x80 - Priority Ctrl Reg */
unsigned int tcrg; /* 0x84 - Transfer Ctrl Reg */
unsigned int cr; /* 0x88 - Ctrl Reg */
};
#endif /* __ASSEMBLY__ */
/*
* FTAHBC020S_SLAVE_BSR - Slave n Base / Size Register
*/
#define FTAHBC020S_SLAVE_BSR_BASE(x) (((x) & 0xfff) << 20)
#define FTAHBC020S_SLAVE_BSR_SIZE(x) (((x) & 0xf) << 16)
/* The value of b(16:19)SLAVE_BSR_SIZE: 1M-2048M, must be power of 2 */
#define FTAHBC020S_BSR_SIZE(x) (ffs(x) - 1) /* size of Addr Space */
/*
* FTAHBC020S_PCR - Priority Control Register
*/
#define FTAHBC020S_PCR_PLEVEL_(x) (1 << (x)) /* x: 1-15 */
/*
* FTAHBC020S_CR - Interrupt Control Register
*/
#define FTAHBC020S_CR_INTSTS (1 << 24)
#define FTAHBC020S_CR_RESP(x) (((x) & 0x3) << 20)
#define FTAHBC020S_CR_INTSMASK (1 << 16)
#define FTAHBC020S_CR_REMAP (1 << 0)
#endif /* __FTAHBC020S_H */
|
