summaryrefslogtreecommitdiffstats
path: root/qemu/roms/u-boot/include/configs/guruplug.h
blob: e401e7e9b8064f920499bf4142d94a9aa569f4f5 (plain) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95

/*
 * (C) Copyright 2009
 * Marvell Semiconductor <www.marvell.com>
 * Written-by: Siddarth Gore <gores@marvell.com>
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#ifndef _CONFIG_GURUPLUG_H
#define _CONFIG_GURUPLUG_H

/*
 * Version number information
 */
#define CONFIG_IDENT_STRING	"\nMarvell-GuruPlug"

/*
 * High Level Configuration Options (easy to change)
 */
#define CONFIG_SHEEVA_88SV131	1	/* CPU Core subversion */
#define CONFIG_KIRKWOOD		1	/* SOC Family Name */
#define CONFIG_KW88F6281	1	/* SOC Name */
#define CONFIG_MACH_GURUPLUG	/* Machine type */
#define CONFIG_SKIP_LOWLEVEL_INIT	/* disable board lowlevel_init */

/*
 * Commands configuration
 */
#define CONFIG_SYS_NO_FLASH		/* Declare no flash (NOR/SPI) */
#include <config_cmd_default.h>
#define CONFIG_CMD_DHCP
#define CONFIG_CMD_ENV
#define CONFIG_CMD_FAT
#define CONFIG_CMD_NAND
#define CONFIG_CMD_PING
#define CONFIG_CMD_USB
#define CONFIG_CMD_IDE

/*
 * mv-common.h should be defined after CMD configs since it used them
 * to enable certain macros
 */
#include "mv-common.h"

/*
 *  Environment variables configurations
 */
#ifdef CONFIG_CMD_NAND
#define CONFIG_ENV_IS_IN_NAND		1
#define CONFIG_ENV_SECT_SIZE		0x20000	/* 128K */
#else
#define CONFIG_ENV_IS_NOWHERE		1	/* if env in SDRAM */
#endif
/*
 * max 4k env size is enough, but in case of nand
 * it has to be rounded to sector size
 */
#define CONFIG_ENV_SIZE			0x20000	/* 128k */
#define CONFIG_ENV_ADDR			0x60000
#define CONFIG_ENV_OFFSET		0x60000	/* env starts here */

/*
 * Default environment variables
 */
#define CONFIG_BOOTCOMMAND		"setenv ethact egiga0; " \
	"${x_bootcmd_ethernet}; setenv ethact egiga1; " \
	"${x_bootcmd_ethernet}; ${x_bootcmd_usb}; ${x_bootcmd_kernel}; "\
	"setenv bootargs ${x_bootargs} ${x_bootargs_root}; "	\
	"bootm 0x6400000;"

#define CONFIG_EXTRA_ENV_SETTINGS	\
	"x_bootcmd_ethernet=ping 192.168.2.1\0"	\
	"x_bootcmd_usb=usb start\0"	\
	"x_bootcmd_kernel=nand read.e 0x6400000 0x100000 0x400000\0" \
	"x_bootargs=console=ttyS0,115200\0"	\
	"x_bootargs_root=ubi.mtd=2 root=ubi0:rootfs rootfstype=ubifs\0"

/*
 * Ethernet Driver configuration
 */
#ifdef CONFIG_CMD_NET
#define CONFIG_MVGBE_PORTS	{1, 1}	/* enable both ports */
#define CONFIG_PHY_BASE_ADR	0
#endif /* CONFIG_CMD_NET */

/*
 * SATA Driver configuration
 */
#ifdef CONFIG_MVSATA_IDE
#define CONFIG_SYS_ATA_IDE0_OFFSET	MV_SATA_PORT0_OFFSET
#endif /*CONFIG_MVSATA_IDE*/

#define CONFIG_SYS_ALT_MEMTEST

#endif /* _CONFIG_GURUPLUG_H */
CLAIM, DAMAGES OR * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR * OTHER DEALINGS IN THE SOFTWARE. * * Authors: Dave Airlie * Alex Deucher * Jerome Glisse */ #ifndef R420D_H #define R420D_H #define R_0001F8_MC_IND_INDEX 0x0001F8 #define S_0001F8_MC_IND_ADDR(x) (((x) & 0x7F) << 0) #define G_0001F8_MC_IND_ADDR(x) (((x) >> 0) & 0x7F) #define C_0001F8_MC_IND_ADDR 0xFFFFFF80 #define S_0001F8_MC_IND_WR_EN(x) (((x) & 0x1) << 8) #define G_0001F8_MC_IND_WR_EN(x) (((x) >> 8) & 0x1) #define C_0001F8_MC_IND_WR_EN 0xFFFFFEFF #define R_0001FC_MC_IND_DATA 0x0001FC #define S_0001FC_MC_IND_DATA(x) (((x) & 0xFFFFFFFF) << 0) #define G_0001FC_MC_IND_DATA(x) (((x) >> 0) & 0xFFFFFFFF) #define C_0001FC_MC_IND_DATA 0x00000000 #define R_0007C0_CP_STAT 0x0007C0 #define S_0007C0_MRU_BUSY(x) (((x) & 0x1) << 0) #define G_0007C0_MRU_BUSY(x) (((x) >> 0) & 0x1) #define C_0007C0_MRU_BUSY 0xFFFFFFFE #define S_0007C0_MWU_BUSY(x) (((x) & 0x1) << 1) #define G_0007C0_MWU_BUSY(x) (((x) >> 1) & 0x1) #define C_0007C0_MWU_BUSY 0xFFFFFFFD #define S_0007C0_RSIU_BUSY(x) (((x) & 0x1) << 2) #define G_0007C0_RSIU_BUSY(x) (((x) >> 2) & 0x1) #define C_0007C0_RSIU_BUSY 0xFFFFFFFB #define S_0007C0_RCIU_BUSY(x) (((x) & 0x1) << 3) #define G_0007C0_RCIU_BUSY(x) (((x) >> 3) & 0x1) #define C_0007C0_RCIU_BUSY 0xFFFFFFF7 #define S_0007C0_CSF_PRIMARY_BUSY(x) (((x) & 0x1) << 9) #define G_0007C0_CSF_PRIMARY_BUSY(x) (((x) >> 9) & 0x1) #define C_0007C0_CSF_PRIMARY_BUSY 0xFFFFFDFF #define S_0007C0_CSF_INDIRECT_BUSY(x) (((x) & 0x1) << 10) #define G_0007C0_CSF_INDIRECT_BUSY(x) (((x) >> 10) & 0x1) #define C_0007C0_CSF_INDIRECT_BUSY 0xFFFFFBFF #define S_0007C0_CSQ_PRIMARY_BUSY(x) (((x) & 0x1) << 11) #define G_0007C0_CSQ_PRIMARY_BUSY(x) (((x) >> 11) & 0x1) #define C_0007C0_CSQ_PRIMARY_BUSY 0xFFFFF7FF #define S_0007C0_CSQ_INDIRECT_BUSY(x) (((x) & 0x1) << 12) #define G_0007C0_CSQ_INDIRECT_BUSY(x) (((x) >> 12) & 0x1) #define C_0007C0_CSQ_INDIRECT_BUSY 0xFFFFEFFF #define S_0007C0_CSI_BUSY(x) (((x) & 0x1) << 13) #define G_0007C0_CSI_BUSY(x) (((x) >> 13) & 0x1) #define C_0007C0_CSI_BUSY 0xFFFFDFFF #define S_0007C0_CSF_INDIRECT2_BUSY(x) (((x) & 0x1) << 14) #define G_0007C0_CSF_INDIRECT2_BUSY(x) (((x) >> 14) & 0x1) #define C_0007C0_CSF_INDIRECT2_BUSY 0xFFFFBFFF #define S_0007C0_CSQ_INDIRECT2_BUSY(x) (((x) & 0x1) << 15) #define G_0007C0_CSQ_INDIRECT2_BUSY(x) (((x) >> 15) & 0x1) #define C_0007C0_CSQ_INDIRECT2_BUSY 0xFFFF7FFF #define S_0007C0_GUIDMA_BUSY(x) (((x) & 0x1) << 28) #define G_0007C0_GUIDMA_BUSY(x) (((x) >> 28) & 0x1) #define C_0007C0_GUIDMA_BUSY 0xEFFFFFFF #define S_0007C0_VIDDMA_BUSY(x) (((x) & 0x1) << 29) #define G_0007C0_VIDDMA_BUSY(x) (((x) >> 29) & 0x1) #define C_0007C0_VIDDMA_BUSY 0xDFFFFFFF #define S_0007C0_CMDSTRM_BUSY(x) (((x) & 0x1) << 30) #define G_0007C0_CMDSTRM_BUSY(x) (((x) >> 30) & 0x1) #define C_0007C0_CMDSTRM_BUSY 0xBFFFFFFF #define S_0007C0_CP_BUSY(x) (((x) & 0x1) << 31) #define G_0007C0_CP_BUSY(x) (((x) >> 31) & 0x1) #define C_0007C0_CP_BUSY 0x7FFFFFFF #define R_000E40_RBBM_STATUS 0x000E40 #define S_000E40_CMDFIFO_AVAIL(x) (((x) & 0x7F) << 0) #define G_000E40_CMDFIFO_AVAIL(x) (((x) >> 0) & 0x7F) #define C_000E40_CMDFIFO_AVAIL 0xFFFFFF80 #define S_000E40_HIRQ_ON_RBB(x) (((x) & 0x1) << 8) #define G_000E40_HIRQ_ON_RBB(x) (((x) >> 8) & 0x1) #define C_000E40_HIRQ_ON_RBB 0xFFFFFEFF #define S_000E40_CPRQ_ON_RBB(x) (((x) & 0x1) << 9) #define G_000E40_CPRQ_ON_RBB(x) (((x) >> 9) & 0x1) #define C_000E40_CPRQ_ON_RBB 0xFFFFFDFF #define S_000E40_CFRQ_ON_RBB(x) (((x) & 0x1) << 10) #define G_000E40_CFRQ_ON_RBB(x) (((x) >> 10) & 0x1) #define C_000E40_CFRQ_ON_RBB 0xFFFFFBFF #define S_000E40_HIRQ_IN_RTBUF(x) (((x) & 0x1) << 11) #define G_000E40_HIRQ_IN_RTBUF(x) (((x) >> 11) & 0x1) #define C_000E40_HIRQ_IN_RTBUF 0xFFFFF7FF #define S_000E40_CPRQ_IN_RTBUF(x) (((x) & 0x1) << 12) #define G_000E40_CPRQ_IN_RTBUF(x) (((x) >> 12) & 0x1) #define C_000E40_CPRQ_IN_RTBUF 0xFFFFEFFF #define S_000E40_CFRQ_IN_RTBUF(x) (((x) & 0x1) << 13) #define G_000E40_CFRQ_IN_RTBUF(x) (((x) >> 13) & 0x1) #define C_000E40_CFRQ_IN_RTBUF 0xFFFFDFFF #define S_000E40_CF_PIPE_BUSY(x) (((x) & 0x1) << 14) #define G_000E40_CF_PIPE_BUSY(x) (((x) >> 14) & 0x1) #define C_000E40_CF_PIPE_BUSY 0xFFFFBFFF #define S_000E40_ENG_EV_BUSY(x) (((x) & 0x1) << 15) #define G_000E40_ENG_EV_BUSY(x) (((x) >> 15) & 0x1) #define C_000E40_ENG_EV_BUSY 0xFFFF7FFF #define S_000E40_CP_CMDSTRM_BUSY(x) (((x) & 0x1) << 16) #define G_000E40_CP_CMDSTRM_BUSY(x) (((x) >> 16) & 0x1) #define C_000E40_CP_CMDSTRM_BUSY 0xFFFEFFFF #define S_000E40_E2_BUSY(x) (((x) & 0x1) << 17) #define G_000E40_E2_BUSY(x) (((x) >> 17) & 0x1) #define C_000E40_E2_BUSY 0xFFFDFFFF #define S_000E40_RB2D_BUSY(x) (((x) & 0x1) << 18) #define G_000E40_RB2D_BUSY(x) (((x) >> 18) & 0x1) #define C_000E40_RB2D_BUSY 0xFFFBFFFF #define S_000E40_RB3D_BUSY(x) (((x) & 0x1) << 19) #define G_000E40_RB3D_BUSY(x) (((x) >> 19) & 0x1) #define C_000E40_RB3D_BUSY 0xFFF7FFFF #define S_000E40_VAP_BUSY(x) (((x) & 0x1) << 20) #define G_000E40_VAP_BUSY(x) (((x) >> 20) & 0x1) #define C_000E40_VAP_BUSY 0xFFEFFFFF #define S_000E40_RE_BUSY(x) (((x) & 0x1) << 21) #define G_000E40_RE_BUSY(x) (((x) >> 21) & 0x1) #define C_000E40_RE_BUSY 0xFFDFFFFF #define S_000E40_TAM_BUSY(x) (((x) & 0x1) << 22) #define G_000E40_TAM_BUSY(x) (((x) >> 22) & 0x1) #define C_000E40_TAM_BUSY 0xFFBFFFFF #define S_000E40_TDM_BUSY(x) (((x) & 0x1) << 23) #define G_000E40_TDM_BUSY(x) (((x) >> 23) & 0x1) #define C_000E40_TDM_BUSY 0xFF7FFFFF #define S_000E40_PB_BUSY(x) (((x) & 0x1) << 24) #define G_000E40_PB_BUSY(x) (((x) >> 24) & 0x1) #define C_000E40_PB_BUSY 0xFEFFFFFF #define S_000E40_TIM_BUSY(x) (((x) & 0x1) << 25) #define G_000E40_TIM_BUSY(x) (((x) >> 25) & 0x1) #define C_000E40_TIM_BUSY 0xFDFFFFFF #define S_000E40_GA_BUSY(x) (((x) & 0x1) << 26) #define G_000E40_GA_BUSY(x) (((x) >> 26) & 0x1) #define C_000E40_GA_BUSY 0xFBFFFFFF #define S_000E40_CBA2D_BUSY(x) (((x) & 0x1) << 27) #define G_000E40_CBA2D_BUSY(x) (((x) >> 27) & 0x1) #define C_000E40_CBA2D_BUSY 0xF7FFFFFF #define S_000E40_GUI_ACTIVE(x) (((x) & 0x1) << 31) #define G_000E40_GUI_ACTIVE(x) (((x) >> 31) & 0x1) #define C_000E40_GUI_ACTIVE 0x7FFFFFFF /* CLK registers */ #define R_00000D_SCLK_CNTL 0x00000D #define S_00000D_SCLK_SRC_SEL(x) (((x) & 0x7) << 0) #define G_00000D_SCLK_SRC_SEL(x) (((x) >> 0) & 0x7) #define C_00000D_SCLK_SRC_SEL 0xFFFFFFF8 #define S_00000D_CP_MAX_DYN_STOP_LAT(x) (((x) & 0x1) << 3) #define G_00000D_CP_MAX_DYN_STOP_LAT(x) (((x) >> 3) & 0x1) #define C_00000D_CP_MAX_DYN_STOP_LAT 0xFFFFFFF7 #define S_00000D_HDP_MAX_DYN_STOP_LAT(x) (((x) & 0x1) << 4) #define G_00000D_HDP_MAX_DYN_STOP_LAT(x) (((x) >> 4) & 0x1) #define C_00000D_HDP_MAX_DYN_STOP_LAT 0xFFFFFFEF #define S_00000D_TV_MAX_DYN_STOP_LAT(x) (((x) & 0x1) << 5) #define G_00000D_TV_MAX_DYN_STOP_LAT(x) (((x) >> 5) & 0x1) #define C_00000D_TV_MAX_DYN_STOP_LAT 0xFFFFFFDF #define S_00000D_E2_MAX_DYN_STOP_LAT(x) (((x) & 0x1) << 6) #define G_00000D_E2_MAX_DYN_STOP_LAT(x) (((x) >> 6) & 0x1) #define C_00000D_E2_MAX_DYN_STOP_LAT 0xFFFFFFBF #define S_00000D_SE_MAX_DYN_STOP_LAT(x) (((x) & 0x1) << 7) #define G_00000D_SE_MAX_DYN_STOP_LAT(x) (((x) >> 7) & 0x1) #define C_00000D_SE_MAX_DYN_STOP_LAT 0xFFFFFF7F #define S_00000D_IDCT_MAX_DYN_STOP_LAT(x) (((x) & 0x1) << 8) #define G_00000D_IDCT_MAX_DYN_STOP_LAT(x) (((x) >> 8) & 0x1) #define C_00000D_IDCT_MAX_DYN_STOP_LAT 0xFFFFFEFF #define S_00000D_VIP_MAX_DYN_STOP_LAT(x) (((x) & 0x1) << 9) #define G_00000D_VIP_MAX_DYN_STOP_LAT(x) (((x) >> 9) & 0x1) #define C_00000D_VIP_MAX_DYN_STOP_LAT 0xFFFFFDFF #define S_00000D_RE_MAX_DYN_STOP_LAT(x) (((x) & 0x1) << 10) #define G_00000D_RE_MAX_DYN_STOP_LAT(x) (((x) >> 10) & 0x1) #define C_00000D_RE_MAX_DYN_STOP_LAT 0xFFFFFBFF #define S_00000D_PB_MAX_DYN_STOP_LAT(x) (((x) & 0x1) << 11) #define G_00000D_PB_MAX_DYN_STOP_LAT(x) (((x) >> 11) & 0x1) #define C_00000D_PB_MAX_DYN_STOP_LAT 0xFFFFF7FF #define S_00000D_TAM_MAX_DYN_STOP_LAT(x) (((x) & 0x1) << 12) #define G_00000D_TAM_MAX_DYN_STOP_LAT(x) (((x) >> 12) & 0x1) #define C_00000D_TAM_MAX_DYN_STOP_LAT 0xFFFFEFFF #define S_00000D_TDM_MAX_DYN_STOP_LAT(x) (((x) & 0x1) << 13) #define G_00000D_TDM_MAX_DYN_STOP_LAT(x) (((x) >> 13) & 0x1) #define C_00000D_TDM_MAX_DYN_STOP_LAT 0xFFFFDFFF #define S_00000D_RB_MAX_DYN_STOP_LAT(x) (((x) & 0x1) << 14) #define G_00000D_RB_MAX_DYN_STOP_LAT(x) (((x) >> 14) & 0x1) #define C_00000D_RB_MAX_DYN_STOP_LAT 0xFFFFBFFF #define S_00000D_FORCE_DISP2(x) (((x) & 0x1) << 15) #define G_00000D_FORCE_DISP2(x) (((x) >> 15) & 0x1) #define C_00000D_FORCE_DISP2 0xFFFF7FFF #define S_00000D_FORCE_CP(x) (((x) & 0x1) << 16) #define G_00000D_FORCE_CP(x) (((x) >> 16) & 0x1) #define C_00000D_FORCE_CP 0xFFFEFFFF #define S_00000D_FORCE_HDP(x) (((x) & 0x1) << 17) #define G_00000D_FORCE_HDP(x) (((x) >> 17) & 0x1) #define C_00000D_FORCE_HDP 0xFFFDFFFF #define S_00000D_FORCE_DISP1(x) (((x) & 0x1) << 18) #define G_00000D_FORCE_DISP1(x) (((x) >> 18) & 0x1) #define C_00000D_FORCE_DISP1 0xFFFBFFFF #define S_00000D_FORCE_TOP(x) (((x) & 0x1) << 19) #define G_00000D_FORCE_TOP(x) (((x) >> 19) & 0x1) #define C_00000D_FORCE_TOP 0xFFF7FFFF #define S_00000D_FORCE_E2(x) (((x) & 0x1) << 20) #define G_00000D_FORCE_E2(x) (((x) >> 20) & 0x1) #define C_00000D_FORCE_E2 0xFFEFFFFF #define S_00000D_FORCE_VAP(x) (((x) & 0x1) << 21) #define G_00000D_FORCE_VAP(x) (((x) >> 21) & 0x1) #define C_00000D_FORCE_VAP 0xFFDFFFFF #define S_00000D_FORCE_IDCT(x) (((x) & 0x1) << 22) #define G_00000D_FORCE_IDCT(x) (((x) >> 22) & 0x1) #define C_00000D_FORCE_IDCT 0xFFBFFFFF #define S_00000D_FORCE_VIP(x) (((x) & 0x1) << 23) #define G_00000D_FORCE_VIP(x) (((x) >> 23) & 0x1) #define C_00000D_FORCE_VIP 0xFF7FFFFF #define S_00000D_FORCE_RE(x) (((x) & 0x1) << 24) #define G_00000D_FORCE_RE(x) (((x) >> 24) & 0x1) #define C_00000D_FORCE_RE 0xFEFFFFFF #define S_00000D_FORCE_SR(x) (((x) & 0x1) << 25) #define G_00000D_FORCE_SR(x) (((x) >> 25) & 0x1) #define C_00000D_FORCE_SR 0xFDFFFFFF #define S_00000D_FORCE_PX(x) (((x) & 0x1) << 26) #define G_00000D_FORCE_PX(x) (((x) >> 26) & 0x1) #define C_00000D_FORCE_PX 0xFBFFFFFF #define S_00000D_FORCE_TX(x) (((x) & 0x1) << 27) #define G_00000D_FORCE_TX(x) (((x) >> 27) & 0x1) #define C_00000D_FORCE_TX 0xF7FFFFFF #define S_00000D_FORCE_US(x) (((x) & 0x1) << 28) #define G_00000D_FORCE_US(x) (((x) >> 28) & 0x1) #define C_00000D_FORCE_US 0xEFFFFFFF #define S_00000D_FORCE_TV_SCLK(x) (((x) & 0x1) << 29) #define G_00000D_FORCE_TV_SCLK(x) (((x) >> 29) & 0x1) #define C_00000D_FORCE_TV_SCLK 0xDFFFFFFF #define S_00000D_FORCE_SU(x) (((x) & 0x1) << 30) #define G_00000D_FORCE_SU(x) (((x) >> 30) & 0x1) #define C_00000D_FORCE_SU 0xBFFFFFFF #define S_00000D_FORCE_OV0(x) (((x) & 0x1) << 31) #define G_00000D_FORCE_OV0(x) (((x) >> 31) & 0x1) #define C_00000D_FORCE_OV0 0x7FFFFFFF #endif