summaryrefslogtreecommitdiffstats
path: root/qemu/roms/u-boot/board/bf533-ezkit/psd4256.h
blob: 56c644262a87c62d3f97a6c09be5519ad4f22f13 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
/*
 * U-boot - psd4256.h
 *
 * Copyright (c) 2005-2007 Analog Devices Inc.
 *
 * (C) Copyright 2000-2004
 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

/*
 * Flash A/B Port A configuration registers.
 * Addresses are offset values to CONFIG_SYS_FLASH1_BASE
 * for Flash A and CONFIG_SYS_FLASH2_BASE for Flash B.
 */

#define	PSD_PORTA_DIN	0x070000
#define	PSD_PORTA_DOUT	0x070004
#define	PSD_PORTA_DIR	0x070006

/*
 * Flash A/B Port B configuration registers
 * Addresses are offset values to CONFIG_SYS_FLASH1_BASE
 * for Flash A and CONFIG_SYS_FLASH2_BASE for Flash B.
 */

#define	PSD_PORTB_DIN	0x070001
#define	PSD_PORTB_DOUT	0x070005
#define	PSD_PORTB_DIR	0x070007

/*
 * Flash A Port A Bit definitions
 */

#define	PSDA_PPICLK1	0x20	/* PPI Clock select bit 1               */
#define	PSDA_PPICLK0	0x10	/* PPI Clock select bit 0               */
#define	PSDA_VDEC_RST	0x08	/* Video decoder reset, 0 = RESET       */
#define	PSDA_VENC_RST	0x04	/* Video encoder reset, 0 = RESET       */
#define	PSDA_CODEC_RST	0x01	/* Codec reset, 0 = RESET               */

/*
 * Flash A Port B Bit definitions
 */

#define	PSDA_LED9	0x20	/* LED 9, 1 = LED ON                    */
#define	PSDA_LED8	0x10	/* LED 8, 1 = LED ON                    */
#define	PSDA_LED7	0x08	/* LED 7, 1 = LED ON                    */
#define	PSDA_LED6	0x04	/* LED 6, 1 = LED ON                    */
#define	PSDA_LED5	0x02	/* LED 5, 1 = LED ON                    */
#define	PSDA_LED4	0x01	/* LED 4, 1 = LED ON                    */