1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
|
#ifndef _VIRTIO_PCI_H
#define _VIRTIO_PCI_H
#include "x86.h" // inl
#include "biosvar.h" // GET_LOWFLAT
/* The bit of the ISR which indicates a device configuration change. */
#define VIRTIO_PCI_ISR_CONFIG 0x2
/* Virtio ABI version, this must match exactly */
#define VIRTIO_PCI_ABI_VERSION 0
/* --- virtio 0.9.5 (legacy) struct --------------------------------- */
typedef struct virtio_pci_legacy {
u32 host_features;
u32 guest_features;
u32 queue_pfn;
u16 queue_num;
u16 queue_sel;
u16 queue_notify;
u8 status;
u8 isr;
u8 device[];
} virtio_pci_legacy;
/* --- virtio 1.0 (modern) structs ---------------------------------- */
/* Common configuration */
#define VIRTIO_PCI_CAP_COMMON_CFG 1
/* Notifications */
#define VIRTIO_PCI_CAP_NOTIFY_CFG 2
/* ISR access */
#define VIRTIO_PCI_CAP_ISR_CFG 3
/* Device specific configuration */
#define VIRTIO_PCI_CAP_DEVICE_CFG 4
/* PCI configuration access */
#define VIRTIO_PCI_CAP_PCI_CFG 5
/* This is the PCI capability header: */
struct virtio_pci_cap {
u8 cap_vndr; /* Generic PCI field: PCI_CAP_ID_VNDR */
u8 cap_next; /* Generic PCI field: next ptr. */
u8 cap_len; /* Generic PCI field: capability length */
u8 cfg_type; /* Identifies the structure. */
u8 bar; /* Where to find it. */
u8 padding[3]; /* Pad to full dword. */
u32 offset; /* Offset within bar. */
u32 length; /* Length of the structure, in bytes. */
};
struct virtio_pci_notify_cap {
struct virtio_pci_cap cap;
u32 notify_off_multiplier; /* Multiplier for queue_notify_off. */
};
typedef struct virtio_pci_common_cfg {
/* About the whole device. */
u32 device_feature_select; /* read-write */
u32 device_feature; /* read-only */
u32 guest_feature_select; /* read-write */
u32 guest_feature; /* read-write */
u16 msix_config; /* read-write */
u16 num_queues; /* read-only */
u8 device_status; /* read-write */
u8 config_generation; /* read-only */
/* About a specific virtqueue. */
u16 queue_select; /* read-write */
u16 queue_size; /* read-write, power of 2. */
u16 queue_msix_vector; /* read-write */
u16 queue_enable; /* read-write */
u16 queue_notify_off; /* read-only */
u32 queue_desc_lo; /* read-write */
u32 queue_desc_hi; /* read-write */
u32 queue_avail_lo; /* read-write */
u32 queue_avail_hi; /* read-write */
u32 queue_used_lo; /* read-write */
u32 queue_used_hi; /* read-write */
} virtio_pci_common_cfg;
typedef struct virtio_pci_isr {
u8 isr;
} virtio_pci_isr;
/* --- driver structs ----------------------------------------------- */
struct vp_cap {
u32 addr;
u8 cap;
u8 bar;
u8 is_io;
};
struct vp_device {
struct vp_cap common, notify, isr, device, legacy;
u32 notify_off_multiplier;
u8 use_modern;
};
static inline u64 _vp_read(struct vp_cap *cap, u32 offset, u8 size)
{
u32 addr = cap->addr + offset;
u64 var;
if (cap->is_io) {
switch (size) {
case 8:
var = inl(addr);
var |= (u64)inl(addr+4) << 32;
break;
case 4:
var = inl(addr);
break;
case 2:
var = inw(addr);
break;
case 1:
var = inb(addr);
break;
default:
var = 0;
}
} else {
switch (size) {
case 8:
var = readl((void*)addr);
var |= (u64)readl((void*)(addr+4)) << 32;
break;
case 4:
var = readl((void*)addr);
break;
case 2:
var = readw((void*)addr);
break;
case 1:
var = readb((void*)addr);
break;
default:
var = 0;
}
}
dprintf(9, "vp read %x (%d) -> 0x%llx\n", addr, size, var);
return var;
}
static inline void _vp_write(struct vp_cap *cap, u32 offset, u8 size, u64 var)
{
u32 addr = cap->addr + offset;
dprintf(9, "vp write %x (%d) <- 0x%llx\n", addr, size, var);
if (cap->is_io) {
switch (size) {
case 4:
outl(var, addr);
break;
case 2:
outw(var, addr);
break;
case 1:
outb(var, addr);
break;
}
} else {
switch (size) {
case 4:
writel((void*)addr, var);
break;
case 2:
writew((void*)addr, var);
break;
case 1:
writeb((void*)addr, var);
break;
}
}
}
#define vp_read(_cap, _struct, _field) \
_vp_read(_cap, offsetof(_struct, _field), \
sizeof(((_struct *)0)->_field))
#define vp_write(_cap, _struct, _field, _var) \
_vp_write(_cap, offsetof(_struct, _field), \
sizeof(((_struct *)0)->_field), _var)
u64 vp_get_features(struct vp_device *vp);
void vp_set_features(struct vp_device *vp, u64 features);
static inline void vp_get_legacy(struct vp_device *vp, unsigned offset,
void *buf, unsigned len)
{
u8 *ptr = buf;
unsigned i;
for (i = 0; i < len; i++)
ptr[i] = vp_read(&vp->legacy, virtio_pci_legacy, device[i]);
}
u8 vp_get_status(struct vp_device *vp);
void vp_set_status(struct vp_device *vp, u8 status);
u8 vp_get_isr(struct vp_device *vp);
void vp_reset(struct vp_device *vp);
struct pci_device;
struct vring_virtqueue;
void vp_init_simple(struct vp_device *vp, struct pci_device *pci);
void vp_notify(struct vp_device *vp, struct vring_virtqueue *vq);
int vp_find_vq(struct vp_device *vp, int queue_index,
struct vring_virtqueue **p_vq);
#endif /* _VIRTIO_PCI_H_ */
|
