1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
|
/*
* Copyright (C) 2007 Michael Brown <mbrown@fensystems.co.uk>.
*
* Based in part upon the original driver by Mellanox Technologies
* Ltd. Portions may be Copyright (c) Mellanox Technologies Ltd.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of the
* License, or any later version.
*
* This program is distributed in the hope that it will be useful, but
* WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
* General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA
* 02110-1301, USA.
*/
FILE_LICENCE ( GPL2_OR_LATER );
#include <stdint.h>
#include <stdlib.h>
#include <stdio.h>
#include <string.h>
#include <strings.h>
#include <unistd.h>
#include <errno.h>
#include <byteswap.h>
#include <ipxe/io.h>
#include <ipxe/pci.h>
#include <ipxe/pcibackup.h>
#include <ipxe/malloc.h>
#include <ipxe/umalloc.h>
#include <ipxe/iobuf.h>
#include <ipxe/netdevice.h>
#include <ipxe/infiniband.h>
#include <ipxe/ib_smc.h>
#include "arbel.h"
/**
* @file
*
* Mellanox Arbel Infiniband HCA
*
*/
/***************************************************************************
*
* Queue number allocation
*
***************************************************************************
*/
/**
* Allocate offset within usage bitmask
*
* @v bits Usage bitmask
* @v bits_len Length of usage bitmask
* @ret bit First free bit within bitmask, or negative error
*/
static int arbel_bitmask_alloc ( arbel_bitmask_t *bits,
unsigned int bits_len ) {
unsigned int bit = 0;
arbel_bitmask_t mask = 1;
while ( bit < bits_len ) {
if ( ( mask & *bits ) == 0 ) {
*bits |= mask;
return bit;
}
bit++;
mask = ( mask << 1 ) | ( mask >> ( 8 * sizeof ( mask ) - 1 ) );
if ( mask == 1 )
bits++;
}
return -ENFILE;
}
/**
* Free offset within usage bitmask
*
* @v bits Usage bitmask
* @v bit Bit within bitmask
*/
static void arbel_bitmask_free ( arbel_bitmask_t *bits, int bit ) {
arbel_bitmask_t mask;
mask = ( 1 << ( bit % ( 8 * sizeof ( mask ) ) ) );
bits += ( bit / ( 8 * sizeof ( mask ) ) );
*bits &= ~mask;
}
/***************************************************************************
*
* HCA commands
*
***************************************************************************
*/
/**
* Wait for Arbel command completion
*
* @v arbel Arbel device
* @ret rc Return status code
*/
static int arbel_cmd_wait ( struct arbel *arbel,
struct arbelprm_hca_command_register *hcr ) {
unsigned int wait;
for ( wait = ARBEL_HCR_MAX_WAIT_MS ; wait ; wait-- ) {
hcr->u.dwords[6] =
readl ( arbel->config + ARBEL_HCR_REG ( 6 ) );
if ( MLX_GET ( hcr, go ) == 0 )
return 0;
mdelay ( 1 );
}
return -EBUSY;
}
/**
* Issue HCA command
*
* @v arbel Arbel device
* @v command Command opcode, flags and input/output lengths
* @v op_mod Opcode modifier (0 if no modifier applicable)
* @v in Input parameters
* @v in_mod Input modifier (0 if no modifier applicable)
* @v out Output parameters
* @ret rc Return status code
*/
static int arbel_cmd ( struct arbel *arbel, unsigned long command,
unsigned int op_mod, const void *in,
unsigned int in_mod, void *out ) {
struct arbelprm_hca_command_register hcr;
unsigned int opcode = ARBEL_HCR_OPCODE ( command );
size_t in_len = ARBEL_HCR_IN_LEN ( command );
size_t out_len = ARBEL_HCR_OUT_LEN ( command );
void *in_buffer;
void *out_buffer;
unsigned int status;
unsigned int i;
int rc;
assert ( in_len <= ARBEL_MBOX_SIZE );
assert ( out_len <= ARBEL_MBOX_SIZE );
DBGC2 ( arbel, "Arbel %p command %02x in %zx%s out %zx%s\n",
arbel, opcode, in_len,
( ( command & ARBEL_HCR_IN_MBOX ) ? "(mbox)" : "" ), out_len,
( ( command & ARBEL_HCR_OUT_MBOX ) ? "(mbox)" : "" ) );
/* Check that HCR is free */
if ( ( rc = arbel_cmd_wait ( arbel, &hcr ) ) != 0 ) {
DBGC ( arbel, "Arbel %p command interface locked\n", arbel );
return rc;
}
/* Prepare HCR */
memset ( &hcr, 0, sizeof ( hcr ) );
in_buffer = &hcr.u.dwords[0];
if ( in_len && ( command & ARBEL_HCR_IN_MBOX ) ) {
in_buffer = arbel->mailbox_in;
MLX_FILL_H ( &hcr, 0, in_param_h, virt_to_bus ( in_buffer ) );
MLX_FILL_1 ( &hcr, 1, in_param_l, virt_to_bus ( in_buffer ) );
}
memcpy ( in_buffer, in, in_len );
MLX_FILL_1 ( &hcr, 2, input_modifier, in_mod );
out_buffer = &hcr.u.dwords[3];
if ( out_len && ( command & ARBEL_HCR_OUT_MBOX ) ) {
out_buffer = arbel->mailbox_out;
MLX_FILL_H ( &hcr, 3, out_param_h,
virt_to_bus ( out_buffer ) );
MLX_FILL_1 ( &hcr, 4, out_param_l,
virt_to_bus ( out_buffer ) );
}
MLX_FILL_3 ( &hcr, 6,
opcode, opcode,
opcode_modifier, op_mod,
go, 1 );
DBGC ( arbel, "Arbel %p issuing command %04x\n", arbel, opcode );
DBGC2_HDA ( arbel, virt_to_phys ( arbel->config + ARBEL_HCR_BASE ),
&hcr, sizeof ( hcr ) );
if ( in_len && ( command & ARBEL_HCR_IN_MBOX ) ) {
DBGC2 ( arbel, "Input mailbox:\n" );
DBGC2_HDA ( arbel, virt_to_phys ( in_buffer ), in_buffer,
( ( in_len < 512 ) ? in_len : 512 ) );
}
/* Issue command */
for ( i = 0 ; i < ( sizeof ( hcr ) / sizeof ( hcr.u.dwords[0] ) ) ;
i++ ) {
writel ( hcr.u.dwords[i],
arbel->config + ARBEL_HCR_REG ( i ) );
barrier();
}
/* Wait for command completion */
if ( ( rc = arbel_cmd_wait ( arbel, &hcr ) ) != 0 ) {
DBGC ( arbel, "Arbel %p timed out waiting for command:\n",
arbel );
DBGC_HD ( arbel, &hcr, sizeof ( hcr ) );
return rc;
}
/* Check command status */
status = MLX_GET ( &hcr, status );
if ( status != 0 ) {
DBGC ( arbel, "Arbel %p command failed with status %02x:\n",
arbel, status );
DBGC_HD ( arbel, &hcr, sizeof ( hcr ) );
return -EIO;
}
/* Read output parameters, if any */
hcr.u.dwords[3] = readl ( arbel->config + ARBEL_HCR_REG ( 3 ) );
hcr.u.dwords[4] = readl ( arbel->config + ARBEL_HCR_REG ( 4 ) );
memcpy ( out, out_buffer, out_len );
if ( out_len ) {
DBGC2 ( arbel, "Output%s:\n",
( command & ARBEL_HCR_OUT_MBOX ) ? " mailbox" : "" );
DBGC2_HDA ( arbel, virt_to_phys ( out_buffer ), out_buffer,
( ( out_len < 512 ) ? out_len : 512 ) );
}
return 0;
}
static inline int
arbel_cmd_query_dev_lim ( struct arbel *arbel,
struct arbelprm_query_dev_lim *dev_lim ) {
return arbel_cmd ( arbel,
ARBEL_HCR_OUT_CMD ( ARBEL_HCR_QUERY_DEV_LIM,
1, sizeof ( *dev_lim ) ),
0, NULL, 0, dev_lim );
}
static inline int
arbel_cmd_query_fw ( struct arbel *arbel, struct arbelprm_query_fw *fw ) {
return arbel_cmd ( arbel,
ARBEL_HCR_OUT_CMD ( ARBEL_HCR_QUERY_FW,
1, sizeof ( *fw ) ),
0, NULL, 0, fw );
}
static inline int
arbel_cmd_init_hca ( struct arbel *arbel,
const struct arbelprm_init_hca *init_hca ) {
return arbel_cmd ( arbel,
ARBEL_HCR_IN_CMD ( ARBEL_HCR_INIT_HCA,
1, sizeof ( *init_hca ) ),
0, init_hca, 0, NULL );
}
static inline int
arbel_cmd_close_hca ( struct arbel *arbel ) {
return arbel_cmd ( arbel,
ARBEL_HCR_VOID_CMD ( ARBEL_HCR_CLOSE_HCA ),
0, NULL, 0, NULL );
}
static inline int
arbel_cmd_init_ib ( struct arbel *arbel, unsigned int port,
const struct arbelprm_init_ib *init_ib ) {
return arbel_cmd ( arbel,
ARBEL_HCR_IN_CMD ( ARBEL_HCR_INIT_IB,
1, sizeof ( *init_ib ) ),
0, init_ib, port, NULL );
}
static inline int
arbel_cmd_close_ib ( struct arbel *arbel, unsigned int port ) {
return arbel_cmd ( arbel,
ARBEL_HCR_VOID_CMD ( ARBEL_HCR_CLOSE_IB ),
0, NULL, port, NULL );
}
static inline int
arbel_cmd_sw2hw_mpt ( struct arbel *arbel, unsigned int index,
const struct arbelprm_mpt *mpt ) {
return arbel_cmd ( arbel,
ARBEL_HCR_IN_CMD ( ARBEL_HCR_SW2HW_MPT,
1, sizeof ( *mpt ) ),
0, mpt, index, NULL );
}
static inline int
arbel_cmd_map_eq ( struct arbel *arbel, unsigned long index_map,
const struct arbelprm_event_mask *mask ) {
return arbel_cmd ( arbel,
ARBEL_HCR_IN_CMD ( ARBEL_HCR_MAP_EQ,
0, sizeof ( *mask ) ),
0, mask, index_map, NULL );
}
static inline int
arbel_cmd_sw2hw_eq ( struct arbel *arbel, unsigned int index,
const struct arbelprm_eqc *eqctx ) {
return arbel_cmd ( arbel,
ARBEL_HCR_IN_CMD ( ARBEL_HCR_SW2HW_EQ,
1, sizeof ( *eqctx ) ),
0, eqctx, index, NULL );
}
static inline int
arbel_cmd_hw2sw_eq ( struct arbel *arbel, unsigned int index,
struct arbelprm_eqc *eqctx ) {
return arbel_cmd ( arbel,
ARBEL_HCR_OUT_CMD ( ARBEL_HCR_HW2SW_EQ,
1, sizeof ( *eqctx ) ),
1, NULL, index, eqctx );
}
static inline int
arbel_cmd_sw2hw_cq ( struct arbel *arbel, unsigned long cqn,
const struct arbelprm_completion_queue_context *cqctx ) {
return arbel_cmd ( arbel,
ARBEL_HCR_IN_CMD ( ARBEL_HCR_SW2HW_CQ,
1, sizeof ( *cqctx ) ),
0, cqctx, cqn, NULL );
}
static inline int
arbel_cmd_hw2sw_cq ( struct arbel *arbel, unsigned long cqn,
struct arbelprm_completion_queue_context *cqctx) {
return arbel_cmd ( arbel,
ARBEL_HCR_OUT_CMD ( ARBEL_HCR_HW2SW_CQ,
1, sizeof ( *cqctx ) ),
0, NULL, cqn, cqctx );
}
static inline int
arbel_cmd_query_cq ( struct arbel *arbel, unsigned long cqn,
struct arbelprm_completion_queue_context *cqctx ) {
return arbel_cmd ( arbel,
ARBEL_HCR_OUT_CMD ( ARBEL_HCR_QUERY_CQ,
1, sizeof ( *cqctx ) ),
0, NULL, cqn, cqctx );
}
static inline int
arbel_cmd_rst2init_qpee ( struct arbel *arbel, unsigned long qpn,
const struct arbelprm_qp_ee_state_transitions *ctx ){
return arbel_cmd ( arbel,
ARBEL_HCR_IN_CMD ( ARBEL_HCR_RST2INIT_QPEE,
1, sizeof ( *ctx ) ),
0, ctx, qpn, NULL );
}
static inline int
arbel_cmd_init2rtr_qpee ( struct arbel *arbel, unsigned long qpn,
const struct arbelprm_qp_ee_state_transitions *ctx ){
return arbel_cmd ( arbel,
ARBEL_HCR_IN_CMD ( ARBEL_HCR_INIT2RTR_QPEE,
1, sizeof ( *ctx ) ),
0, ctx, qpn, NULL );
}
static inline int
arbel_cmd_rtr2rts_qpee ( struct arbel *arbel, unsigned long qpn,
const struct arbelprm_qp_ee_state_transitions *ctx ) {
return arbel_cmd ( arbel,
ARBEL_HCR_IN_CMD ( ARBEL_HCR_RTR2RTS_QPEE,
1, sizeof ( *ctx ) ),
0, ctx, qpn, NULL );
}
static inline int
arbel_cmd_rts2rts_qpee ( struct arbel *arbel, unsigned long qpn,
const struct arbelprm_qp_ee_state_transitions *ctx ) {
return arbel_cmd ( arbel,
ARBEL_HCR_IN_CMD ( ARBEL_HCR_RTS2RTS_QPEE,
1, sizeof ( *ctx ) ),
0, ctx, qpn, NULL );
}
static inline int
arbel_cmd_2rst_qpee ( struct arbel *arbel, unsigned long qpn ) {
return arbel_cmd ( arbel,
ARBEL_HCR_VOID_CMD ( ARBEL_HCR_2RST_QPEE ),
0x03, NULL, qpn, NULL );
}
static inline int
arbel_cmd_query_qpee ( struct arbel *arbel, unsigned long qpn,
struct arbelprm_qp_ee_state_transitions *ctx ) {
return arbel_cmd ( arbel,
ARBEL_HCR_OUT_CMD ( ARBEL_HCR_QUERY_QPEE,
1, sizeof ( *ctx ) ),
0, NULL, qpn, ctx );
}
static inline int
arbel_cmd_conf_special_qp ( struct arbel *arbel, unsigned int qp_type,
unsigned long base_qpn ) {
return arbel_cmd ( arbel,
ARBEL_HCR_VOID_CMD ( ARBEL_HCR_CONF_SPECIAL_QP ),
qp_type, NULL, base_qpn, NULL );
}
static inline int
arbel_cmd_mad_ifc ( struct arbel *arbel, unsigned int port,
union arbelprm_mad *mad ) {
return arbel_cmd ( arbel,
ARBEL_HCR_INOUT_CMD ( ARBEL_HCR_MAD_IFC,
1, sizeof ( *mad ),
1, sizeof ( *mad ) ),
0x03, mad, port, mad );
}
static inline int
arbel_cmd_read_mgm ( struct arbel *arbel, unsigned int index,
struct arbelprm_mgm_entry *mgm ) {
return arbel_cmd ( arbel,
ARBEL_HCR_OUT_CMD ( ARBEL_HCR_READ_MGM,
1, sizeof ( *mgm ) ),
0, NULL, index, mgm );
}
static inline int
arbel_cmd_write_mgm ( struct arbel *arbel, unsigned int index,
const struct arbelprm_mgm_entry *mgm ) {
return arbel_cmd ( arbel,
ARBEL_HCR_IN_CMD ( ARBEL_HCR_WRITE_MGM,
1, sizeof ( *mgm ) ),
0, mgm, index, NULL );
}
static inline int
arbel_cmd_mgid_hash ( struct arbel *arbel, const union ib_gid *gid,
struct arbelprm_mgm_hash *hash ) {
return arbel_cmd ( arbel,
ARBEL_HCR_INOUT_CMD ( ARBEL_HCR_MGID_HASH,
1, sizeof ( *gid ),
0, sizeof ( *hash ) ),
0, gid, 0, hash );
}
static inline int
arbel_cmd_run_fw ( struct arbel *arbel ) {
return arbel_cmd ( arbel,
ARBEL_HCR_VOID_CMD ( ARBEL_HCR_RUN_FW ),
0, NULL, 0, NULL );
}
static inline int
arbel_cmd_disable_lam ( struct arbel *arbel ) {
return arbel_cmd ( arbel,
ARBEL_HCR_VOID_CMD ( ARBEL_HCR_DISABLE_LAM ),
0, NULL, 0, NULL );
}
static inline int
arbel_cmd_enable_lam ( struct arbel *arbel, struct arbelprm_access_lam *lam ) {
return arbel_cmd ( arbel,
ARBEL_HCR_OUT_CMD ( ARBEL_HCR_ENABLE_LAM,
1, sizeof ( *lam ) ),
1, NULL, 0, lam );
}
static inline int
arbel_cmd_unmap_icm ( struct arbel *arbel, unsigned int page_count,
const struct arbelprm_scalar_parameter *offset ) {
return arbel_cmd ( arbel,
ARBEL_HCR_IN_CMD ( ARBEL_HCR_UNMAP_ICM, 0,
sizeof ( *offset ) ),
0, offset, page_count, NULL );
}
static inline int
arbel_cmd_map_icm ( struct arbel *arbel,
const struct arbelprm_virtual_physical_mapping *map ) {
return arbel_cmd ( arbel,
ARBEL_HCR_IN_CMD ( ARBEL_HCR_MAP_ICM,
1, sizeof ( *map ) ),
0, map, 1, NULL );
}
static inline int
arbel_cmd_unmap_icm_aux ( struct arbel *arbel ) {
return arbel_cmd ( arbel,
ARBEL_HCR_VOID_CMD ( ARBEL_HCR_UNMAP_ICM_AUX ),
0, NULL, 0, NULL );
}
static inline int
arbel_cmd_map_icm_aux ( struct arbel *arbel,
const struct arbelprm_virtual_physical_mapping *map ) {
return arbel_cmd ( arbel,
ARBEL_HCR_IN_CMD ( ARBEL_HCR_MAP_ICM_AUX,
1, sizeof ( *map ) ),
0, map, 1, NULL );
}
static inline int
arbel_cmd_set_icm_size ( struct arbel *arbel,
const struct arbelprm_scalar_parameter *icm_size,
struct arbelprm_scalar_parameter *icm_aux_size ) {
return arbel_cmd ( arbel,
ARBEL_HCR_INOUT_CMD ( ARBEL_HCR_SET_ICM_SIZE,
0, sizeof ( *icm_size ),
0, sizeof ( *icm_aux_size ) ),
0, icm_size, 0, icm_aux_size );
}
static inline int
arbel_cmd_unmap_fa ( struct arbel *arbel ) {
return arbel_cmd ( arbel,
ARBEL_HCR_VOID_CMD ( ARBEL_HCR_UNMAP_FA ),
0, NULL, 0, NULL );
}
static inline int
arbel_cmd_map_fa ( struct arbel *arbel,
const struct arbelprm_virtual_physical_mapping *map ) {
return arbel_cmd ( arbel,
ARBEL_HCR_IN_CMD ( ARBEL_HCR_MAP_FA,
1, sizeof ( *map ) ),
0, map, 1, NULL );
}
/***************************************************************************
*
* MAD operations
*
***************************************************************************
*/
/**
* Issue management datagram
*
* @v ibdev Infiniband device
* @v mad Management datagram
* @ret rc Return status code
*/
static int arbel_mad ( struct ib_device *ibdev, union ib_mad *mad ) {
struct arbel *arbel = ib_get_drvdata ( ibdev );
union arbelprm_mad mad_ifc;
int rc;
linker_assert ( sizeof ( *mad ) == sizeof ( mad_ifc.mad ),
mad_size_mismatch );
/* Copy in request packet */
memcpy ( &mad_ifc.mad, mad, sizeof ( mad_ifc.mad ) );
/* Issue MAD */
if ( ( rc = arbel_cmd_mad_ifc ( arbel, ibdev->port,
&mad_ifc ) ) != 0 ) {
DBGC ( arbel, "Arbel %p port %d could not issue MAD IFC: %s\n",
arbel, ibdev->port, strerror ( rc ) );
return rc;
}
/* Copy out reply packet */
memcpy ( mad, &mad_ifc.mad, sizeof ( *mad ) );
if ( mad->hdr.status != 0 ) {
DBGC ( arbel, "Arbel %p port %d MAD IFC status %04x\n",
arbel, ibdev->port, ntohs ( mad->hdr.status ) );
return -EIO;
}
return 0;
}
/***************************************************************************
*
* Completion queue operations
*
***************************************************************************
*/
/**
* Dump completion queue context (for debugging only)
*
* @v arbel Arbel device
* @v cq Completion queue
* @ret rc Return status code
*/
static __attribute__ (( unused )) int
arbel_dump_cqctx ( struct arbel *arbel, struct ib_completion_queue *cq ) {
struct arbelprm_completion_queue_context cqctx;
int rc;
memset ( &cqctx, 0, sizeof ( cqctx ) );
if ( ( rc = arbel_cmd_query_cq ( arbel, cq->cqn, &cqctx ) ) != 0 ) {
DBGC ( arbel, "Arbel %p CQN %#lx QUERY_CQ failed: %s\n",
arbel, cq->cqn, strerror ( rc ) );
return rc;
}
DBGC ( arbel, "Arbel %p CQN %#lx context:\n", arbel, cq->cqn );
DBGC_HDA ( arbel, 0, &cqctx, sizeof ( cqctx ) );
return 0;
}
/**
* Create completion queue
*
* @v ibdev Infiniband device
* @v cq Completion queue
* @ret rc Return status code
*/
static int arbel_create_cq ( struct ib_device *ibdev,
struct ib_completion_queue *cq ) {
struct arbel *arbel = ib_get_drvdata ( ibdev );
struct arbel_completion_queue *arbel_cq;
struct arbelprm_completion_queue_context cqctx;
struct arbelprm_cq_ci_db_record *ci_db_rec;
struct arbelprm_cq_arm_db_record *arm_db_rec;
int cqn_offset;
unsigned int i;
int rc;
/* Find a free completion queue number */
cqn_offset = arbel_bitmask_alloc ( arbel->cq_inuse, ARBEL_MAX_CQS );
if ( cqn_offset < 0 ) {
DBGC ( arbel, "Arbel %p out of completion queues\n", arbel );
rc = cqn_offset;
goto err_cqn_offset;
}
cq->cqn = ( arbel->limits.reserved_cqs + cqn_offset );
/* Allocate control structures */
arbel_cq = zalloc ( sizeof ( *arbel_cq ) );
if ( ! arbel_cq ) {
rc = -ENOMEM;
goto err_arbel_cq;
}
arbel_cq->ci_doorbell_idx = arbel_cq_ci_doorbell_idx ( arbel, cq );
arbel_cq->arm_doorbell_idx = arbel_cq_arm_doorbell_idx ( arbel, cq );
/* Allocate completion queue itself */
arbel_cq->cqe_size = ( cq->num_cqes * sizeof ( arbel_cq->cqe[0] ) );
arbel_cq->cqe = malloc_dma ( arbel_cq->cqe_size,
sizeof ( arbel_cq->cqe[0] ) );
if ( ! arbel_cq->cqe ) {
rc = -ENOMEM;
goto err_cqe;
}
memset ( arbel_cq->cqe, 0, arbel_cq->cqe_size );
for ( i = 0 ; i < cq->num_cqes ; i++ ) {
MLX_FILL_1 ( &arbel_cq->cqe[i].normal, 7, owner, 1 );
}
barrier();
/* Initialise doorbell records */
ci_db_rec = &arbel->db_rec[arbel_cq->ci_doorbell_idx].cq_ci;
MLX_FILL_1 ( ci_db_rec, 0, counter, 0 );
MLX_FILL_2 ( ci_db_rec, 1,
res, ARBEL_UAR_RES_CQ_CI,
cq_number, cq->cqn );
arm_db_rec = &arbel->db_rec[arbel_cq->arm_doorbell_idx].cq_arm;
MLX_FILL_1 ( arm_db_rec, 0, counter, 0 );
MLX_FILL_2 ( arm_db_rec, 1,
res, ARBEL_UAR_RES_CQ_ARM,
cq_number, cq->cqn );
/* Hand queue over to hardware */
memset ( &cqctx, 0, sizeof ( cqctx ) );
MLX_FILL_1 ( &cqctx, 0, st, 0xa /* "Event fired" */ );
MLX_FILL_H ( &cqctx, 1, start_address_h,
virt_to_bus ( arbel_cq->cqe ) );
MLX_FILL_1 ( &cqctx, 2, start_address_l,
virt_to_bus ( arbel_cq->cqe ) );
MLX_FILL_2 ( &cqctx, 3,
usr_page, arbel->limits.reserved_uars,
log_cq_size, fls ( cq->num_cqes - 1 ) );
MLX_FILL_1 ( &cqctx, 5, c_eqn, arbel->eq.eqn );
MLX_FILL_1 ( &cqctx, 6, pd, ARBEL_GLOBAL_PD );
MLX_FILL_1 ( &cqctx, 7, l_key, arbel->lkey );
MLX_FILL_1 ( &cqctx, 12, cqn, cq->cqn );
MLX_FILL_1 ( &cqctx, 13,
cq_ci_db_record, arbel_cq->ci_doorbell_idx );
MLX_FILL_1 ( &cqctx, 14,
cq_state_db_record, arbel_cq->arm_doorbell_idx );
if ( ( rc = arbel_cmd_sw2hw_cq ( arbel, cq->cqn, &cqctx ) ) != 0 ) {
DBGC ( arbel, "Arbel %p CQN %#lx SW2HW_CQ failed: %s\n",
arbel, cq->cqn, strerror ( rc ) );
goto err_sw2hw_cq;
}
DBGC ( arbel, "Arbel %p CQN %#lx ring [%08lx,%08lx), doorbell %08lx\n",
arbel, cq->cqn, virt_to_phys ( arbel_cq->cqe ),
( virt_to_phys ( arbel_cq->cqe ) + arbel_cq->cqe_size ),
virt_to_phys ( ci_db_rec ) );
ib_cq_set_drvdata ( cq, arbel_cq );
return 0;
err_sw2hw_cq:
MLX_FILL_1 ( ci_db_rec, 1, res, ARBEL_UAR_RES_NONE );
MLX_FILL_1 ( arm_db_rec, 1, res, ARBEL_UAR_RES_NONE );
free_dma ( arbel_cq->cqe, arbel_cq->cqe_size );
err_cqe:
free ( arbel_cq );
err_arbel_cq:
arbel_bitmask_free ( arbel->cq_inuse, cqn_offset );
err_cqn_offset:
return rc;
}
/**
* Destroy completion queue
*
* @v ibdev Infiniband device
* @v cq Completion queue
*/
static void arbel_destroy_cq ( struct ib_device *ibdev,
struct ib_completion_queue *cq ) {
struct arbel *arbel = ib_get_drvdata ( ibdev );
struct arbel_completion_queue *arbel_cq = ib_cq_get_drvdata ( cq );
struct arbelprm_completion_queue_context cqctx;
struct arbelprm_cq_ci_db_record *ci_db_rec;
struct arbelprm_cq_arm_db_record *arm_db_rec;
int cqn_offset;
int rc;
/* Take ownership back from hardware */
if ( ( rc = arbel_cmd_hw2sw_cq ( arbel, cq->cqn, &cqctx ) ) != 0 ) {
DBGC ( arbel, "Arbel %p CQN %#lx FATAL HW2SW_CQ failed: "
"%s\n", arbel, cq->cqn, strerror ( rc ) );
/* Leak memory and return; at least we avoid corruption */
return;
}
/* Clear doorbell records */
ci_db_rec = &arbel->db_rec[arbel_cq->ci_doorbell_idx].cq_ci;
arm_db_rec = &arbel->db_rec[arbel_cq->arm_doorbell_idx].cq_arm;
MLX_FILL_1 ( ci_db_rec, 1, res, ARBEL_UAR_RES_NONE );
MLX_FILL_1 ( arm_db_rec, 1, res, ARBEL_UAR_RES_NONE );
/* Free memory */
free_dma ( arbel_cq->cqe, arbel_cq->cqe_size );
free ( arbel_cq );
/* Mark queue number as free */
cqn_offset = ( cq->cqn - arbel->limits.reserved_cqs );
arbel_bitmask_free ( arbel->cq_inuse, cqn_offset );
ib_cq_set_drvdata ( cq, NULL );
}
/***************************************************************************
*
* Queue pair operations
*
***************************************************************************
*/
/**
* Assign queue pair number
*
* @v ibdev Infiniband device
* @v qp Queue pair
* @ret rc Return status code
*/
static int arbel_alloc_qpn ( struct ib_device *ibdev,
struct ib_queue_pair *qp ) {
struct arbel *arbel = ib_get_drvdata ( ibdev );
unsigned int port_offset;
int qpn_offset;
/* Calculate queue pair number */
port_offset = ( ibdev->port - ARBEL_PORT_BASE );
switch ( qp->type ) {
case IB_QPT_SMI:
qp->qpn = ( arbel->special_qpn_base + port_offset );
return 0;
case IB_QPT_GSI:
qp->qpn = ( arbel->special_qpn_base + 2 + port_offset );
return 0;
case IB_QPT_UD:
case IB_QPT_RC:
/* Find a free queue pair number */
qpn_offset = arbel_bitmask_alloc ( arbel->qp_inuse,
ARBEL_MAX_QPS );
if ( qpn_offset < 0 ) {
DBGC ( arbel, "Arbel %p out of queue pairs\n",
arbel );
return qpn_offset;
}
qp->qpn = ( ( random() & ARBEL_QPN_RANDOM_MASK ) |
( arbel->qpn_base + qpn_offset ) );
return 0;
default:
DBGC ( arbel, "Arbel %p unsupported QP type %d\n",
arbel, qp->type );
return -ENOTSUP;
}
}
/**
* Free queue pair number
*
* @v ibdev Infiniband device
* @v qp Queue pair
*/
static void arbel_free_qpn ( struct ib_device *ibdev,
struct ib_queue_pair *qp ) {
struct arbel *arbel = ib_get_drvdata ( ibdev );
int qpn_offset;
qpn_offset = ( ( qp->qpn & ~ARBEL_QPN_RANDOM_MASK ) - arbel->qpn_base );
if ( qpn_offset >= 0 )
arbel_bitmask_free ( arbel->qp_inuse, qpn_offset );
}
/**
* Calculate transmission rate
*
* @v av Address vector
* @ret arbel_rate Arbel rate
*/
static unsigned int arbel_rate ( struct ib_address_vector *av ) {
return ( ( ( av->rate >= IB_RATE_2_5 ) && ( av->rate <= IB_RATE_120 ) )
? ( av->rate + 5 ) : 0 );
}
/** Queue pair transport service type map */
static uint8_t arbel_qp_st[] = {
[IB_QPT_SMI] = ARBEL_ST_MLX,
[IB_QPT_GSI] = ARBEL_ST_MLX,
[IB_QPT_UD] = ARBEL_ST_UD,
[IB_QPT_RC] = ARBEL_ST_RC,
};
/**
* Dump queue pair context (for debugging only)
*
* @v arbel Arbel device
* @v qp Queue pair
* @ret rc Return status code
*/
static __attribute__ (( unused )) int
arbel_dump_qpctx ( struct arbel *arbel, struct ib_queue_pair *qp ) {
struct arbelprm_qp_ee_state_transitions qpctx;
int rc;
memset ( &qpctx, 0, sizeof ( qpctx ) );
if ( ( rc = arbel_cmd_query_qpee ( arbel, qp->qpn, &qpctx ) ) != 0 ) {
DBGC ( arbel, "Arbel %p QPN %#lx QUERY_QPEE failed: %s\n",
arbel, qp->qpn, strerror ( rc ) );
return rc;
}
DBGC ( arbel, "Arbel %p QPN %#lx context:\n", arbel, qp->qpn );
DBGC_HDA ( arbel, 0, &qpctx.u.dwords[2], ( sizeof ( qpctx ) - 8 ) );
return 0;
}
/**
* Create send work queue
*
* @v arbel_send_wq Send work queue
* @v num_wqes Number of work queue entries
* @ret rc Return status code
*/
static int arbel_create_send_wq ( struct arbel_send_work_queue *arbel_send_wq,
unsigned int num_wqes ) {
union arbel_send_wqe *wqe;
union arbel_send_wqe *next_wqe;
unsigned int wqe_idx_mask;
unsigned int i;
/* Allocate work queue */
arbel_send_wq->wqe_size = ( num_wqes *
sizeof ( arbel_send_wq->wqe[0] ) );
arbel_send_wq->wqe = malloc_dma ( arbel_send_wq->wqe_size,
sizeof ( arbel_send_wq->wqe[0] ) );
if ( ! arbel_send_wq->wqe )
return -ENOMEM;
memset ( arbel_send_wq->wqe, 0, arbel_send_wq->wqe_size );
/* Link work queue entries */
wqe_idx_mask = ( num_wqes - 1 );
for ( i = 0 ; i < num_wqes ; i++ ) {
wqe = &arbel_send_wq->wqe[i];
next_wqe = &arbel_send_wq->wqe[ ( i + 1 ) & wqe_idx_mask ];
MLX_FILL_1 ( &wqe->next, 0, nda_31_6,
( virt_to_bus ( next_wqe ) >> 6 ) );
MLX_FILL_1 ( &wqe->next, 1, always1, 1 );
}
return 0;
}
/**
* Create receive work queue
*
* @v arbel_recv_wq Receive work queue
* @v num_wqes Number of work queue entries
* @ret rc Return status code
*/
static int arbel_create_recv_wq ( struct arbel_recv_work_queue *arbel_recv_wq,
unsigned int num_wqes ) {
struct arbelprm_recv_wqe *wqe;
struct arbelprm_recv_wqe *next_wqe;
unsigned int wqe_idx_mask;
size_t nds;
unsigned int i;
unsigned int j;
/* Allocate work queue */
arbel_recv_wq->wqe_size = ( num_wqes *
sizeof ( arbel_recv_wq->wqe[0] ) );
arbel_recv_wq->wqe = malloc_dma ( arbel_recv_wq->wqe_size,
sizeof ( arbel_recv_wq->wqe[0] ) );
if ( ! arbel_recv_wq->wqe )
return -ENOMEM;
memset ( arbel_recv_wq->wqe, 0, arbel_recv_wq->wqe_size );
/* Link work queue entries */
wqe_idx_mask = ( num_wqes - 1 );
nds = ( ( offsetof ( typeof ( *wqe ), data ) +
sizeof ( wqe->data[0] ) ) >> 4 );
for ( i = 0 ; i < num_wqes ; i++ ) {
wqe = &arbel_recv_wq->wqe[i].recv;
next_wqe = &arbel_recv_wq->wqe[( i + 1 ) & wqe_idx_mask].recv;
MLX_FILL_1 ( &wqe->next, 0, nda_31_6,
( virt_to_bus ( next_wqe ) >> 6 ) );
MLX_FILL_1 ( &wqe->next, 1, nds, nds );
for ( j = 0 ; ( ( ( void * ) &wqe->data[j] ) <
( ( void * ) ( wqe + 1 ) ) ) ; j++ ) {
MLX_FILL_1 ( &wqe->data[j], 1,
l_key, ARBEL_INVALID_LKEY );
}
}
return 0;
}
/**
* Create queue pair
*
* @v ibdev Infiniband device
* @v qp Queue pair
* @ret rc Return status code
*/
static int arbel_create_qp ( struct ib_device *ibdev,
struct ib_queue_pair *qp ) {
struct arbel *arbel = ib_get_drvdata ( ibdev );
struct arbel_queue_pair *arbel_qp;
struct arbelprm_qp_ee_state_transitions qpctx;
struct arbelprm_qp_db_record *send_db_rec;
struct arbelprm_qp_db_record *recv_db_rec;
physaddr_t send_wqe_base_adr;
physaddr_t recv_wqe_base_adr;
physaddr_t wqe_base_adr;
int rc;
/* Warn about dysfunctional code
*
* Arbel seems to crash the system as soon as the first send
* WQE completes on an RC queue pair. (NOPs complete
* successfully, so this is a problem specific to the work
* queue rather than the completion queue.) The cause of this
* problem has remained unknown for over a year. Patches to
* fix this are welcome.
*/
if ( qp->type == IB_QPT_RC )
DBG ( "*** WARNING: Arbel RC support is non-functional ***\n" );
/* Calculate queue pair number */
if ( ( rc = arbel_alloc_qpn ( ibdev, qp ) ) != 0 )
goto err_alloc_qpn;
/* Allocate control structures */
arbel_qp = zalloc ( sizeof ( *arbel_qp ) );
if ( ! arbel_qp ) {
rc = -ENOMEM;
goto err_arbel_qp;
}
arbel_qp->send.doorbell_idx = arbel_send_doorbell_idx ( arbel, qp );
arbel_qp->recv.doorbell_idx = arbel_recv_doorbell_idx ( arbel, qp );
/* Create send and receive work queues */
if ( ( rc = arbel_create_send_wq ( &arbel_qp->send,
qp->send.num_wqes ) ) != 0 )
goto err_create_send_wq;
if ( ( rc = arbel_create_recv_wq ( &arbel_qp->recv,
qp->recv.num_wqes ) ) != 0 )
goto err_create_recv_wq;
/* Send and receive work queue entries must be within the same 4GB */
send_wqe_base_adr = virt_to_bus ( arbel_qp->send.wqe );
recv_wqe_base_adr = virt_to_bus ( arbel_qp->recv.wqe );
if ( ( sizeof ( physaddr_t ) > sizeof ( uint32_t ) ) &&
( ( ( ( uint64_t ) send_wqe_base_adr ) >> 32 ) !=
( ( ( uint64_t ) recv_wqe_base_adr ) >> 32 ) ) ) {
DBGC ( arbel, "Arbel %p QPN %#lx cannot support send %08lx "
"recv %08lx\n", arbel, qp->qpn,
send_wqe_base_adr, recv_wqe_base_adr );
rc = -ENOTSUP;
goto err_unsupported_address_split;
}
wqe_base_adr = send_wqe_base_adr;
/* Initialise doorbell records */
send_db_rec = &arbel->db_rec[arbel_qp->send.doorbell_idx].qp;
MLX_FILL_1 ( send_db_rec, 0, counter, 0 );
MLX_FILL_2 ( send_db_rec, 1,
res, ARBEL_UAR_RES_SQ,
qp_number, qp->qpn );
recv_db_rec = &arbel->db_rec[arbel_qp->recv.doorbell_idx].qp;
MLX_FILL_1 ( recv_db_rec, 0, counter, 0 );
MLX_FILL_2 ( recv_db_rec, 1,
res, ARBEL_UAR_RES_RQ,
qp_number, qp->qpn );
/* Transition queue to INIT state */
memset ( &qpctx, 0, sizeof ( qpctx ) );
MLX_FILL_3 ( &qpctx, 2,
qpc_eec_data.de, 1,
qpc_eec_data.pm_state, ARBEL_PM_STATE_MIGRATED,
qpc_eec_data.st, arbel_qp_st[qp->type] );
MLX_FILL_4 ( &qpctx, 4,
qpc_eec_data.log_rq_size, fls ( qp->recv.num_wqes - 1 ),
qpc_eec_data.log_rq_stride,
( fls ( sizeof ( arbel_qp->recv.wqe[0] ) - 1 ) - 4 ),
qpc_eec_data.log_sq_size, fls ( qp->send.num_wqes - 1 ),
qpc_eec_data.log_sq_stride,
( fls ( sizeof ( arbel_qp->send.wqe[0] ) - 1 ) - 4 ) );
MLX_FILL_1 ( &qpctx, 5,
qpc_eec_data.usr_page, arbel->limits.reserved_uars );
MLX_FILL_1 ( &qpctx, 10, qpc_eec_data.primary_address_path.port_number,
ibdev->port );
MLX_FILL_1 ( &qpctx, 27, qpc_eec_data.pd, ARBEL_GLOBAL_PD );
MLX_FILL_H ( &qpctx, 28, qpc_eec_data.wqe_base_adr_h, wqe_base_adr );
MLX_FILL_1 ( &qpctx, 29, qpc_eec_data.wqe_lkey, arbel->lkey );
MLX_FILL_1 ( &qpctx, 30, qpc_eec_data.ssc, 1 );
MLX_FILL_1 ( &qpctx, 33, qpc_eec_data.cqn_snd, qp->send.cq->cqn );
MLX_FILL_1 ( &qpctx, 34, qpc_eec_data.snd_wqe_base_adr_l,
( send_wqe_base_adr >> 6 ) );
MLX_FILL_1 ( &qpctx, 35, qpc_eec_data.snd_db_record_index,
arbel_qp->send.doorbell_idx );
MLX_FILL_4 ( &qpctx, 38,
qpc_eec_data.rre, 1,
qpc_eec_data.rwe, 1,
qpc_eec_data.rae, 1,
qpc_eec_data.rsc, 1 );
MLX_FILL_1 ( &qpctx, 41, qpc_eec_data.cqn_rcv, qp->recv.cq->cqn );
MLX_FILL_1 ( &qpctx, 42, qpc_eec_data.rcv_wqe_base_adr_l,
( recv_wqe_base_adr >> 6 ) );
MLX_FILL_1 ( &qpctx, 43, qpc_eec_data.rcv_db_record_index,
arbel_qp->recv.doorbell_idx );
if ( ( rc = arbel_cmd_rst2init_qpee ( arbel, qp->qpn, &qpctx )) != 0 ){
DBGC ( arbel, "Arbel %p QPN %#lx RST2INIT_QPEE failed: %s\n",
arbel, qp->qpn, strerror ( rc ) );
goto err_rst2init_qpee;
}
arbel_qp->state = ARBEL_QP_ST_INIT;
DBGC ( arbel, "Arbel %p QPN %#lx send ring [%08lx,%08lx), doorbell "
"%08lx\n", arbel, qp->qpn, virt_to_phys ( arbel_qp->send.wqe ),
( virt_to_phys ( arbel_qp->send.wqe ) +
arbel_qp->send.wqe_size ),
virt_to_phys ( send_db_rec ) );
DBGC ( arbel, "Arbel %p QPN %#lx receive ring [%08lx,%08lx), doorbell "
"%08lx\n", arbel, qp->qpn, virt_to_phys ( arbel_qp->recv.wqe ),
( virt_to_phys ( arbel_qp->recv.wqe ) +
arbel_qp->recv.wqe_size ),
virt_to_phys ( recv_db_rec ) );
DBGC ( arbel, "Arbel %p QPN %#lx send CQN %#lx receive CQN %#lx\n",
arbel, qp->qpn, qp->send.cq->cqn, qp->recv.cq->cqn );
ib_qp_set_drvdata ( qp, arbel_qp );
return 0;
arbel_cmd_2rst_qpee ( arbel, qp->qpn );
err_rst2init_qpee:
MLX_FILL_1 ( send_db_rec, 1, res, ARBEL_UAR_RES_NONE );
MLX_FILL_1 ( recv_db_rec, 1, res, ARBEL_UAR_RES_NONE );
err_unsupported_address_split:
free_dma ( arbel_qp->recv.wqe, arbel_qp->recv.wqe_size );
err_create_recv_wq:
free_dma ( arbel_qp->send.wqe, arbel_qp->send.wqe_size );
err_create_send_wq:
free ( arbel_qp );
err_arbel_qp:
arbel_free_qpn ( ibdev, qp );
err_alloc_qpn:
return rc;
}
/**
* Modify queue pair
*
* @v ibdev Infiniband device
* @v qp Queue pair
* @ret rc Return status code
*/
static int arbel_modify_qp ( struct ib_device *ibdev,
struct ib_queue_pair *qp ) {
struct arbel *arbel = ib_get_drvdata ( ibdev );
struct arbel_queue_pair *arbel_qp = ib_qp_get_drvdata ( qp );
struct arbelprm_qp_ee_state_transitions qpctx;
int rc;
/* Transition queue to RTR state, if applicable */
if ( arbel_qp->state < ARBEL_QP_ST_RTR ) {
memset ( &qpctx, 0, sizeof ( qpctx ) );
MLX_FILL_2 ( &qpctx, 4,
qpc_eec_data.mtu, ARBEL_MTU_2048,
qpc_eec_data.msg_max, 31 );
MLX_FILL_1 ( &qpctx, 7,
qpc_eec_data.remote_qpn_een, qp->av.qpn );
MLX_FILL_2 ( &qpctx, 11,
qpc_eec_data.primary_address_path.rnr_retry,
ARBEL_RETRY_MAX,
qpc_eec_data.primary_address_path.rlid,
qp->av.lid );
MLX_FILL_2 ( &qpctx, 12,
qpc_eec_data.primary_address_path.ack_timeout,
14 /* 4.096us * 2^(14) = 67ms */,
qpc_eec_data.primary_address_path.max_stat_rate,
arbel_rate ( &qp->av ) );
memcpy ( &qpctx.u.dwords[14], &qp->av.gid,
sizeof ( qp->av.gid ) );
MLX_FILL_1 ( &qpctx, 30,
qpc_eec_data.retry_count, ARBEL_RETRY_MAX );
MLX_FILL_1 ( &qpctx, 39,
qpc_eec_data.next_rcv_psn, qp->recv.psn );
MLX_FILL_1 ( &qpctx, 40,
qpc_eec_data.ra_buff_indx,
( arbel->limits.reserved_rdbs +
( ( qp->qpn & ~ARBEL_QPN_RANDOM_MASK ) -
arbel->special_qpn_base ) ) );
if ( ( rc = arbel_cmd_init2rtr_qpee ( arbel, qp->qpn,
&qpctx ) ) != 0 ) {
DBGC ( arbel, "Arbel %p QPN %#lx INIT2RTR_QPEE failed:"
" %s\n", arbel, qp->qpn, strerror ( rc ) );
return rc;
}
arbel_qp->state = ARBEL_QP_ST_RTR;
}
/* Transition queue to RTS state, if applicable */
if ( arbel_qp->state < ARBEL_QP_ST_RTS ) {
memset ( &qpctx, 0, sizeof ( qpctx ) );
MLX_FILL_1 ( &qpctx, 11,
qpc_eec_data.primary_address_path.rnr_retry,
ARBEL_RETRY_MAX );
MLX_FILL_1 ( &qpctx, 12,
qpc_eec_data.primary_address_path.ack_timeout,
14 /* 4.096us * 2^(14) = 67ms */ );
MLX_FILL_2 ( &qpctx, 30,
qpc_eec_data.retry_count, ARBEL_RETRY_MAX,
qpc_eec_data.sic, 1 );
MLX_FILL_1 ( &qpctx, 32,
qpc_eec_data.next_send_psn, qp->send.psn );
if ( ( rc = arbel_cmd_rtr2rts_qpee ( arbel, qp->qpn,
&qpctx ) ) != 0 ) {
DBGC ( arbel, "Arbel %p QPN %#lx RTR2RTS_QPEE failed: "
"%s\n", arbel, qp->qpn, strerror ( rc ) );
return rc;
}
arbel_qp->state = ARBEL_QP_ST_RTS;
}
/* Update parameters in RTS state */
memset ( &qpctx, 0, sizeof ( qpctx ) );
MLX_FILL_1 ( &qpctx, 0, opt_param_mask, ARBEL_QPEE_OPT_PARAM_QKEY );
MLX_FILL_1 ( &qpctx, 44, qpc_eec_data.q_key, qp->qkey );
if ( ( rc = arbel_cmd_rts2rts_qpee ( arbel, qp->qpn, &qpctx ) ) != 0 ){
DBGC ( arbel, "Arbel %p QPN %#lx RTS2RTS_QPEE failed: %s\n",
arbel, qp->qpn, strerror ( rc ) );
return rc;
}
return 0;
}
/**
* Destroy queue pair
*
* @v ibdev Infiniband device
* @v qp Queue pair
*/
static void arbel_destroy_qp ( struct ib_device *ibdev,
struct ib_queue_pair *qp ) {
struct arbel *arbel = ib_get_drvdata ( ibdev );
struct arbel_queue_pair *arbel_qp = ib_qp_get_drvdata ( qp );
struct arbelprm_qp_db_record *send_db_rec;
struct arbelprm_qp_db_record *recv_db_rec;
int rc;
/* Take ownership back from hardware */
if ( ( rc = arbel_cmd_2rst_qpee ( arbel, qp->qpn ) ) != 0 ) {
DBGC ( arbel, "Arbel %p QPN %#lx FATAL 2RST_QPEE failed: "
"%s\n", arbel, qp->qpn, strerror ( rc ) );
/* Leak memory and return; at least we avoid corruption */
return;
}
/* Clear doorbell records */
send_db_rec = &arbel->db_rec[arbel_qp->send.doorbell_idx].qp;
recv_db_rec = &arbel->db_rec[arbel_qp->recv.doorbell_idx].qp;
MLX_FILL_1 ( send_db_rec, 1, res, ARBEL_UAR_RES_NONE );
MLX_FILL_1 ( recv_db_rec, 1, res, ARBEL_UAR_RES_NONE );
/* Free memory */
free_dma ( arbel_qp->send.wqe, arbel_qp->send.wqe_size );
free_dma ( arbel_qp->recv.wqe, arbel_qp->recv.wqe_size );
free ( arbel_qp );
/* Mark queue number as free */
arbel_free_qpn ( ibdev, qp );
ib_qp_set_drvdata ( qp, NULL );
}
/***************************************************************************
*
* Work request operations
*
***************************************************************************
*/
/**
* Ring doorbell register in UAR
*
* @v arbel Arbel device
* @v db_reg Doorbell register structure
* @v offset Address of doorbell
*/
static void arbel_ring_doorbell ( struct arbel *arbel,
union arbelprm_doorbell_register *db_reg,
unsigned int offset ) {
DBGC2 ( arbel, "Arbel %p ringing doorbell %08x:%08x at %lx\n",
arbel, ntohl ( db_reg->dword[0] ), ntohl ( db_reg->dword[1] ),
virt_to_phys ( arbel->uar + offset ) );
barrier();
writel ( db_reg->dword[0], ( arbel->uar + offset + 0 ) );
barrier();
writel ( db_reg->dword[1], ( arbel->uar + offset + 4 ) );
}
/** GID used for GID-less send work queue entries */
static const union ib_gid arbel_no_gid = {
.bytes = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0 },
};
/**
* Construct UD send work queue entry
*
* @v ibdev Infiniband device
* @v qp Queue pair
* @v dest Destination address vector
* @v iobuf I/O buffer
* @v wqe Send work queue entry
* @ret nds Work queue entry size
*/
static size_t arbel_fill_ud_send_wqe ( struct ib_device *ibdev,
struct ib_queue_pair *qp __unused,
struct ib_address_vector *dest,
struct io_buffer *iobuf,
union arbel_send_wqe *wqe ) {
struct arbel *arbel = ib_get_drvdata ( ibdev );
const union ib_gid *gid;
/* Construct this work queue entry */
MLX_FILL_1 ( &wqe->ud.ctrl, 0, always1, 1 );
MLX_FILL_2 ( &wqe->ud.ud, 0,
ud_address_vector.pd, ARBEL_GLOBAL_PD,
ud_address_vector.port_number, ibdev->port );
MLX_FILL_2 ( &wqe->ud.ud, 1,
ud_address_vector.rlid, dest->lid,
ud_address_vector.g, dest->gid_present );
MLX_FILL_2 ( &wqe->ud.ud, 2,
ud_address_vector.max_stat_rate, arbel_rate ( dest ),
ud_address_vector.msg, 3 );
MLX_FILL_1 ( &wqe->ud.ud, 3, ud_address_vector.sl, dest->sl );
gid = ( dest->gid_present ? &dest->gid : &arbel_no_gid );
memcpy ( &wqe->ud.ud.u.dwords[4], gid, sizeof ( *gid ) );
MLX_FILL_1 ( &wqe->ud.ud, 8, destination_qp, dest->qpn );
MLX_FILL_1 ( &wqe->ud.ud, 9, q_key, dest->qkey );
MLX_FILL_1 ( &wqe->ud.data[0], 0, byte_count, iob_len ( iobuf ) );
MLX_FILL_1 ( &wqe->ud.data[0], 1, l_key, arbel->lkey );
MLX_FILL_H ( &wqe->ud.data[0], 2,
local_address_h, virt_to_bus ( iobuf->data ) );
MLX_FILL_1 ( &wqe->ud.data[0], 3,
local_address_l, virt_to_bus ( iobuf->data ) );
return ( offsetof ( typeof ( wqe->ud ), data[1] ) >> 4 );
}
/**
* Construct MLX send work queue entry
*
* @v ibdev Infiniband device
* @v qp Queue pair
* @v dest Destination address vector
* @v iobuf I/O buffer
* @v wqe Send work queue entry
* @ret nds Work queue entry size
*/
static size_t arbel_fill_mlx_send_wqe ( struct ib_device *ibdev,
struct ib_queue_pair *qp,
struct ib_address_vector *dest,
struct io_buffer *iobuf,
union arbel_send_wqe *wqe ) {
struct arbel *arbel = ib_get_drvdata ( ibdev );
struct io_buffer headers;
/* Construct IB headers */
iob_populate ( &headers, &wqe->mlx.headers, 0,
sizeof ( wqe->mlx.headers ) );
iob_reserve ( &headers, sizeof ( wqe->mlx.headers ) );
ib_push ( ibdev, &headers, qp, iob_len ( iobuf ), dest );
/* Construct this work queue entry */
MLX_FILL_5 ( &wqe->mlx.ctrl, 0,
c, 1 /* generate completion */,
icrc, 0 /* generate ICRC */,
max_statrate, arbel_rate ( dest ),
slr, 0,
v15, ( ( qp->ext_qpn == IB_QPN_SMI ) ? 1 : 0 ) );
MLX_FILL_1 ( &wqe->mlx.ctrl, 1, rlid, dest->lid );
MLX_FILL_1 ( &wqe->mlx.data[0], 0,
byte_count, iob_len ( &headers ) );
MLX_FILL_1 ( &wqe->mlx.data[0], 1, l_key, arbel->lkey );
MLX_FILL_H ( &wqe->mlx.data[0], 2,
local_address_h, virt_to_bus ( headers.data ) );
MLX_FILL_1 ( &wqe->mlx.data[0], 3,
local_address_l, virt_to_bus ( headers.data ) );
MLX_FILL_1 ( &wqe->mlx.data[1], 0,
byte_count, ( iob_len ( iobuf ) + 4 /* ICRC */ ) );
MLX_FILL_1 ( &wqe->mlx.data[1], 1, l_key, arbel->lkey );
MLX_FILL_H ( &wqe->mlx.data[1], 2,
local_address_h, virt_to_bus ( iobuf->data ) );
MLX_FILL_1 ( &wqe->mlx.data[1], 3,
local_address_l, virt_to_bus ( iobuf->data ) );
return ( offsetof ( typeof ( wqe->mlx ), data[2] ) >> 4 );
}
/**
* Construct RC send work queue entry
*
* @v ibdev Infiniband device
* @v qp Queue pair
* @v dest Destination address vector
* @v iobuf I/O buffer
* @v wqe Send work queue entry
* @ret nds Work queue entry size
*/
static size_t arbel_fill_rc_send_wqe ( struct ib_device *ibdev,
struct ib_queue_pair *qp __unused,
struct ib_address_vector *dest __unused,
struct io_buffer *iobuf,
union arbel_send_wqe *wqe ) {
struct arbel *arbel = ib_get_drvdata ( ibdev );
/* Construct this work queue entry */
MLX_FILL_1 ( &wqe->rc.ctrl, 0, always1, 1 );
MLX_FILL_1 ( &wqe->rc.data[0], 0, byte_count, iob_len ( iobuf ) );
MLX_FILL_1 ( &wqe->rc.data[0], 1, l_key, arbel->lkey );
MLX_FILL_H ( &wqe->rc.data[0], 2,
local_address_h, virt_to_bus ( iobuf->data ) );
MLX_FILL_1 ( &wqe->rc.data[0], 3,
local_address_l, virt_to_bus ( iobuf->data ) );
return ( offsetof ( typeof ( wqe->rc ), data[1] ) >> 4 );
}
/** Work queue entry constructors */
static size_t
( * arbel_fill_send_wqe[] ) ( struct ib_device *ibdev,
struct ib_queue_pair *qp,
struct ib_address_vector *dest,
struct io_buffer *iobuf,
union arbel_send_wqe *wqe ) = {
[IB_QPT_SMI] = arbel_fill_mlx_send_wqe,
[IB_QPT_GSI] = arbel_fill_mlx_send_wqe,
[IB_QPT_UD] = arbel_fill_ud_send_wqe,
[IB_QPT_RC] = arbel_fill_rc_send_wqe,
};
/**
* Post send work queue entry
*
* @v ibdev Infiniband device
* @v qp Queue pair
* @v dest Destination address vector
* @v iobuf I/O buffer
* @ret rc Return status code
*/
static int arbel_post_send ( struct ib_device *ibdev,
struct ib_queue_pair *qp,
struct ib_address_vector *dest,
struct io_buffer *iobuf ) {
struct arbel *arbel = ib_get_drvdata ( ibdev );
struct arbel_queue_pair *arbel_qp = ib_qp_get_drvdata ( qp );
struct ib_work_queue *wq = &qp->send;
struct arbel_send_work_queue *arbel_send_wq = &arbel_qp->send;
union arbel_send_wqe *prev_wqe;
union arbel_send_wqe *wqe;
struct arbelprm_qp_db_record *qp_db_rec;
union arbelprm_doorbell_register db_reg;
unsigned long wqe_idx_mask;
size_t nds;
/* Allocate work queue entry */
wqe_idx_mask = ( wq->num_wqes - 1 );
if ( wq->iobufs[wq->next_idx & wqe_idx_mask] ) {
DBGC ( arbel, "Arbel %p QPN %#lx send queue full",
arbel, qp->qpn );
return -ENOBUFS;
}
wq->iobufs[wq->next_idx & wqe_idx_mask] = iobuf;
prev_wqe = &arbel_send_wq->wqe[(wq->next_idx - 1) & wqe_idx_mask];
wqe = &arbel_send_wq->wqe[wq->next_idx & wqe_idx_mask];
/* Construct work queue entry */
memset ( ( ( ( void * ) wqe ) + sizeof ( wqe->next ) ), 0,
( sizeof ( *wqe ) - sizeof ( wqe->next ) ) );
assert ( qp->type < ( sizeof ( arbel_fill_send_wqe ) /
sizeof ( arbel_fill_send_wqe[0] ) ) );
assert ( arbel_fill_send_wqe[qp->type] != NULL );
nds = arbel_fill_send_wqe[qp->type] ( ibdev, qp, dest, iobuf, wqe );
DBGCP ( arbel, "Arbel %p QPN %#lx posting send WQE %#lx:\n",
arbel, qp->qpn, ( wq->next_idx & wqe_idx_mask ) );
DBGCP_HDA ( arbel, virt_to_phys ( wqe ), wqe, sizeof ( *wqe ) );
/* Update previous work queue entry's "next" field */
MLX_SET ( &prev_wqe->next, nopcode, ARBEL_OPCODE_SEND );
MLX_FILL_3 ( &prev_wqe->next, 1,
nds, nds,
f, 0,
always1, 1 );
/* Update doorbell record */
barrier();
qp_db_rec = &arbel->db_rec[arbel_send_wq->doorbell_idx].qp;
MLX_FILL_1 ( qp_db_rec, 0,
counter, ( ( wq->next_idx + 1 ) & 0xffff ) );
/* Ring doorbell register */
MLX_FILL_4 ( &db_reg.send, 0,
nopcode, ARBEL_OPCODE_SEND,
f, 0,
wqe_counter, ( wq->next_idx & 0xffff ),
wqe_cnt, 1 );
MLX_FILL_2 ( &db_reg.send, 1,
nds, nds,
qpn, qp->qpn );
arbel_ring_doorbell ( arbel, &db_reg, ARBEL_DB_POST_SND_OFFSET );
/* Update work queue's index */
wq->next_idx++;
return 0;
}
/**
* Post receive work queue entry
*
* @v ibdev Infiniband device
* @v qp Queue pair
* @v iobuf I/O buffer
* @ret rc Return status code
*/
static int arbel_post_recv ( struct ib_device *ibdev,
struct ib_queue_pair *qp,
struct io_buffer *iobuf ) {
struct arbel *arbel = ib_get_drvdata ( ibdev );
struct arbel_queue_pair *arbel_qp = ib_qp_get_drvdata ( qp );
struct ib_work_queue *wq = &qp->recv;
struct arbel_recv_work_queue *arbel_recv_wq = &arbel_qp->recv;
struct arbelprm_recv_wqe *wqe;
union arbelprm_doorbell_record *db_rec;
unsigned int wqe_idx_mask;
/* Allocate work queue entry */
wqe_idx_mask = ( wq->num_wqes - 1 );
if ( wq->iobufs[wq->next_idx & wqe_idx_mask] ) {
DBGC ( arbel, "Arbel %p QPN %#lx receive queue full\n",
arbel, qp->qpn );
return -ENOBUFS;
}
wq->iobufs[wq->next_idx & wqe_idx_mask] = iobuf;
wqe = &arbel_recv_wq->wqe[wq->next_idx & wqe_idx_mask].recv;
/* Construct work queue entry */
MLX_FILL_1 ( &wqe->data[0], 0, byte_count, iob_tailroom ( iobuf ) );
MLX_FILL_1 ( &wqe->data[0], 1, l_key, arbel->lkey );
MLX_FILL_H ( &wqe->data[0], 2,
local_address_h, virt_to_bus ( iobuf->data ) );
MLX_FILL_1 ( &wqe->data[0], 3,
local_address_l, virt_to_bus ( iobuf->data ) );
/* Update doorbell record */
barrier();
db_rec = &arbel->db_rec[arbel_recv_wq->doorbell_idx];
MLX_FILL_1 ( &db_rec->qp, 0,
counter, ( ( wq->next_idx + 1 ) & 0xffff ) );
/* Update work queue's index */
wq->next_idx++;
return 0;
}
/**
* Handle completion
*
* @v ibdev Infiniband device
* @v cq Completion queue
* @v cqe Hardware completion queue entry
* @ret rc Return status code
*/
static int arbel_complete ( struct ib_device *ibdev,
struct ib_completion_queue *cq,
union arbelprm_completion_entry *cqe ) {
struct arbel *arbel = ib_get_drvdata ( ibdev );
struct ib_work_queue *wq;
struct ib_queue_pair *qp;
struct arbel_queue_pair *arbel_qp;
struct arbel_send_work_queue *arbel_send_wq;
struct arbel_recv_work_queue *arbel_recv_wq;
struct arbelprm_recv_wqe *recv_wqe;
struct io_buffer *iobuf;
struct ib_address_vector recv_dest;
struct ib_address_vector recv_source;
struct ib_global_route_header *grh;
struct ib_address_vector *source;
unsigned int opcode;
unsigned long qpn;
int is_send;
unsigned long wqe_adr;
unsigned long wqe_idx;
size_t len;
int rc = 0;
/* Parse completion */
qpn = MLX_GET ( &cqe->normal, my_qpn );
is_send = MLX_GET ( &cqe->normal, s );
wqe_adr = ( MLX_GET ( &cqe->normal, wqe_adr ) << 6 );
opcode = MLX_GET ( &cqe->normal, opcode );
if ( opcode >= ARBEL_OPCODE_RECV_ERROR ) {
/* "s" field is not valid for error opcodes */
is_send = ( opcode == ARBEL_OPCODE_SEND_ERROR );
DBGC ( arbel, "Arbel %p CQN %#lx %s QPN %#lx syndrome %#x "
"vendor %#x\n", arbel, cq->cqn,
( is_send ? "send" : "recv" ), qpn,
MLX_GET ( &cqe->error, syndrome ),
MLX_GET ( &cqe->error, vendor_code ) );
DBGC_HDA ( arbel, virt_to_phys ( cqe ), cqe, sizeof ( *cqe ) );
rc = -EIO;
/* Don't return immediately; propagate error to completer */
}
/* Identify work queue */
wq = ib_find_wq ( cq, qpn, is_send );
if ( ! wq ) {
DBGC ( arbel, "Arbel %p CQN %#lx unknown %s QPN %#lx\n",
arbel, cq->cqn, ( is_send ? "send" : "recv" ), qpn );
return -EIO;
}
qp = wq->qp;
arbel_qp = ib_qp_get_drvdata ( qp );
arbel_send_wq = &arbel_qp->send;
arbel_recv_wq = &arbel_qp->recv;
/* Identify work queue entry index */
if ( is_send ) {
wqe_idx = ( ( wqe_adr - virt_to_bus ( arbel_send_wq->wqe ) ) /
sizeof ( arbel_send_wq->wqe[0] ) );
assert ( wqe_idx < qp->send.num_wqes );
} else {
wqe_idx = ( ( wqe_adr - virt_to_bus ( arbel_recv_wq->wqe ) ) /
sizeof ( arbel_recv_wq->wqe[0] ) );
assert ( wqe_idx < qp->recv.num_wqes );
}
DBGCP ( arbel, "Arbel %p CQN %#lx QPN %#lx %s WQE %#lx completed:\n",
arbel, cq->cqn, qp->qpn, ( is_send ? "send" : "recv" ),
wqe_idx );
DBGCP_HDA ( arbel, virt_to_phys ( cqe ), cqe, sizeof ( *cqe ) );
/* Identify I/O buffer */
iobuf = wq->iobufs[wqe_idx];
if ( ! iobuf ) {
DBGC ( arbel, "Arbel %p CQN %#lx QPN %#lx empty %s WQE %#lx\n",
arbel, cq->cqn, qp->qpn, ( is_send ? "send" : "recv" ),
wqe_idx );
return -EIO;
}
wq->iobufs[wqe_idx] = NULL;
if ( is_send ) {
/* Hand off to completion handler */
ib_complete_send ( ibdev, qp, iobuf, rc );
} else {
/* Set received length */
len = MLX_GET ( &cqe->normal, byte_cnt );
recv_wqe = &arbel_recv_wq->wqe[wqe_idx].recv;
assert ( MLX_GET ( &recv_wqe->data[0], local_address_l ) ==
virt_to_bus ( iobuf->data ) );
assert ( MLX_GET ( &recv_wqe->data[0], byte_count ) ==
iob_tailroom ( iobuf ) );
MLX_FILL_1 ( &recv_wqe->data[0], 0, byte_count, 0 );
MLX_FILL_1 ( &recv_wqe->data[0], 1,
l_key, ARBEL_INVALID_LKEY );
assert ( len <= iob_tailroom ( iobuf ) );
iob_put ( iobuf, len );
memset ( &recv_dest, 0, sizeof ( recv_dest ) );
recv_dest.qpn = qpn;
switch ( qp->type ) {
case IB_QPT_SMI:
case IB_QPT_GSI:
case IB_QPT_UD:
assert ( iob_len ( iobuf ) >= sizeof ( *grh ) );
grh = iobuf->data;
iob_pull ( iobuf, sizeof ( *grh ) );
/* Construct address vector */
source = &recv_source;
memset ( source, 0, sizeof ( *source ) );
source->qpn = MLX_GET ( &cqe->normal, rqpn );
source->lid = MLX_GET ( &cqe->normal, rlid );
source->sl = MLX_GET ( &cqe->normal, sl );
recv_dest.gid_present = source->gid_present =
MLX_GET ( &cqe->normal, g );
memcpy ( &recv_dest.gid, &grh->dgid,
sizeof ( recv_dest.gid ) );
memcpy ( &source->gid, &grh->sgid,
sizeof ( source->gid ) );
break;
case IB_QPT_RC:
source = &qp->av;
break;
default:
assert ( 0 );
return -EINVAL;
}
/* Hand off to completion handler */
ib_complete_recv ( ibdev, qp, &recv_dest, source, iobuf, rc );
}
return rc;
}
/**
* Poll completion queue
*
* @v ibdev Infiniband device
* @v cq Completion queue
*/
static void arbel_poll_cq ( struct ib_device *ibdev,
struct ib_completion_queue *cq ) {
struct arbel *arbel = ib_get_drvdata ( ibdev );
struct arbel_completion_queue *arbel_cq = ib_cq_get_drvdata ( cq );
struct arbelprm_cq_ci_db_record *ci_db_rec;
union arbelprm_completion_entry *cqe;
unsigned int cqe_idx_mask;
int rc;
while ( 1 ) {
/* Look for completion entry */
cqe_idx_mask = ( cq->num_cqes - 1 );
cqe = &arbel_cq->cqe[cq->next_idx & cqe_idx_mask];
if ( MLX_GET ( &cqe->normal, owner ) != 0 ) {
/* Entry still owned by hardware; end of poll */
break;
}
/* Handle completion */
if ( ( rc = arbel_complete ( ibdev, cq, cqe ) ) != 0 ) {
DBGC ( arbel, "Arbel %p CQN %#lx failed to complete: "
"%s\n", arbel, cq->cqn, strerror ( rc ) );
DBGC_HD ( arbel, cqe, sizeof ( *cqe ) );
}
/* Return ownership to hardware */
MLX_FILL_1 ( &cqe->normal, 7, owner, 1 );
barrier();
/* Update completion queue's index */
cq->next_idx++;
/* Update doorbell record */
ci_db_rec = &arbel->db_rec[arbel_cq->ci_doorbell_idx].cq_ci;
MLX_FILL_1 ( ci_db_rec, 0,
counter, ( cq->next_idx & 0xffffffffUL ) );
}
}
/***************************************************************************
*
* Event queues
*
***************************************************************************
*/
/**
* Create event queue
*
* @v arbel Arbel device
* @ret rc Return status code
*/
static int arbel_create_eq ( struct arbel *arbel ) {
struct arbel_event_queue *arbel_eq = &arbel->eq;
struct arbelprm_eqc eqctx;
struct arbelprm_event_mask mask;
unsigned int i;
int rc;
/* Select event queue number */
arbel_eq->eqn = arbel->limits.reserved_eqs;
/* Calculate doorbell address */
arbel_eq->doorbell = ( arbel->eq_ci_doorbells +
ARBEL_DB_EQ_OFFSET ( arbel_eq->eqn ) );
/* Allocate event queue itself */
arbel_eq->eqe_size =
( ARBEL_NUM_EQES * sizeof ( arbel_eq->eqe[0] ) );
arbel_eq->eqe = malloc_dma ( arbel_eq->eqe_size,
sizeof ( arbel_eq->eqe[0] ) );
if ( ! arbel_eq->eqe ) {
rc = -ENOMEM;
goto err_eqe;
}
memset ( arbel_eq->eqe, 0, arbel_eq->eqe_size );
for ( i = 0 ; i < ARBEL_NUM_EQES ; i++ ) {
MLX_FILL_1 ( &arbel_eq->eqe[i].generic, 7, owner, 1 );
}
barrier();
/* Hand queue over to hardware */
memset ( &eqctx, 0, sizeof ( eqctx ) );
MLX_FILL_1 ( &eqctx, 0, st, 0xa /* "Fired" */ );
MLX_FILL_H ( &eqctx, 1,
start_address_h, virt_to_phys ( arbel_eq->eqe ) );
MLX_FILL_1 ( &eqctx, 2,
start_address_l, virt_to_phys ( arbel_eq->eqe ) );
MLX_FILL_1 ( &eqctx, 3, log_eq_size, fls ( ARBEL_NUM_EQES - 1 ) );
MLX_FILL_1 ( &eqctx, 6, pd, ARBEL_GLOBAL_PD );
MLX_FILL_1 ( &eqctx, 7, lkey, arbel->lkey );
if ( ( rc = arbel_cmd_sw2hw_eq ( arbel, arbel_eq->eqn,
&eqctx ) ) != 0 ) {
DBGC ( arbel, "Arbel %p EQN %#lx SW2HW_EQ failed: %s\n",
arbel, arbel_eq->eqn, strerror ( rc ) );
goto err_sw2hw_eq;
}
/* Map events to this event queue */
memset ( &mask, 0xff, sizeof ( mask ) );
if ( ( rc = arbel_cmd_map_eq ( arbel,
( ARBEL_MAP_EQ | arbel_eq->eqn ),
&mask ) ) != 0 ) {
DBGC ( arbel, "Arbel %p EQN %#lx MAP_EQ failed: %s\n",
arbel, arbel_eq->eqn, strerror ( rc ) );
goto err_map_eq;
}
DBGC ( arbel, "Arbel %p EQN %#lx ring [%08lx,%08lx), doorbell %08lx\n",
arbel, arbel_eq->eqn, virt_to_phys ( arbel_eq->eqe ),
( virt_to_phys ( arbel_eq->eqe ) + arbel_eq->eqe_size ),
virt_to_phys ( arbel_eq->doorbell ) );
return 0;
err_map_eq:
arbel_cmd_hw2sw_eq ( arbel, arbel_eq->eqn, &eqctx );
err_sw2hw_eq:
free_dma ( arbel_eq->eqe, arbel_eq->eqe_size );
err_eqe:
memset ( arbel_eq, 0, sizeof ( *arbel_eq ) );
return rc;
}
/**
* Destroy event queue
*
* @v arbel Arbel device
*/
static void arbel_destroy_eq ( struct arbel *arbel ) {
struct arbel_event_queue *arbel_eq = &arbel->eq;
struct arbelprm_eqc eqctx;
struct arbelprm_event_mask mask;
int rc;
/* Unmap events from event queue */
memset ( &mask, 0, sizeof ( mask ) );
MLX_FILL_1 ( &mask, 1, port_state_change, 1 );
if ( ( rc = arbel_cmd_map_eq ( arbel,
( ARBEL_UNMAP_EQ | arbel_eq->eqn ),
&mask ) ) != 0 ) {
DBGC ( arbel, "Arbel %p EQN %#lx FATAL MAP_EQ failed to "
"unmap: %s\n", arbel, arbel_eq->eqn, strerror ( rc ) );
/* Continue; HCA may die but system should survive */
}
/* Take ownership back from hardware */
if ( ( rc = arbel_cmd_hw2sw_eq ( arbel, arbel_eq->eqn,
&eqctx ) ) != 0 ) {
DBGC ( arbel, "Arbel %p EQN %#lx FATAL HW2SW_EQ failed: %s\n",
arbel, arbel_eq->eqn, strerror ( rc ) );
/* Leak memory and return; at least we avoid corruption */
return;
}
/* Free memory */
free_dma ( arbel_eq->eqe, arbel_eq->eqe_size );
memset ( arbel_eq, 0, sizeof ( *arbel_eq ) );
}
/**
* Handle port state event
*
* @v arbel Arbel device
* @v eqe Port state change event queue entry
*/
static void arbel_event_port_state_change ( struct arbel *arbel,
union arbelprm_event_entry *eqe){
unsigned int port;
int link_up;
/* Get port and link status */
port = ( MLX_GET ( &eqe->port_state_change, data.p ) - 1 );
link_up = ( MLX_GET ( &eqe->generic, event_sub_type ) & 0x04 );
DBGC ( arbel, "Arbel %p port %d link %s\n", arbel, ( port + 1 ),
( link_up ? "up" : "down" ) );
/* Sanity check */
if ( port >= ARBEL_NUM_PORTS ) {
DBGC ( arbel, "Arbel %p port %d does not exist!\n",
arbel, ( port + 1 ) );
return;
}
/* Update MAD parameters */
ib_smc_update ( arbel->ibdev[port], arbel_mad );
}
/**
* Poll event queue
*
* @v ibdev Infiniband device
*/
static void arbel_poll_eq ( struct ib_device *ibdev ) {
struct arbel *arbel = ib_get_drvdata ( ibdev );
struct arbel_event_queue *arbel_eq = &arbel->eq;
union arbelprm_event_entry *eqe;
union arbelprm_eq_doorbell_register db_reg;
unsigned int eqe_idx_mask;
unsigned int event_type;
/* No event is generated upon reaching INIT, so we must poll
* separately for link state changes while we remain DOWN.
*/
if ( ib_is_open ( ibdev ) &&
( ibdev->port_state == IB_PORT_STATE_DOWN ) ) {
ib_smc_update ( ibdev, arbel_mad );
}
/* Poll event queue */
while ( 1 ) {
/* Look for event entry */
eqe_idx_mask = ( ARBEL_NUM_EQES - 1 );
eqe = &arbel_eq->eqe[arbel_eq->next_idx & eqe_idx_mask];
if ( MLX_GET ( &eqe->generic, owner ) != 0 ) {
/* Entry still owned by hardware; end of poll */
break;
}
DBGCP ( arbel, "Arbel %p EQN %#lx event:\n",
arbel, arbel_eq->eqn );
DBGCP_HDA ( arbel, virt_to_phys ( eqe ),
eqe, sizeof ( *eqe ) );
/* Handle event */
event_type = MLX_GET ( &eqe->generic, event_type );
switch ( event_type ) {
case ARBEL_EV_PORT_STATE_CHANGE:
arbel_event_port_state_change ( arbel, eqe );
break;
default:
DBGC ( arbel, "Arbel %p EQN %#lx unrecognised event "
"type %#x:\n",
arbel, arbel_eq->eqn, event_type );
DBGC_HDA ( arbel, virt_to_phys ( eqe ),
eqe, sizeof ( *eqe ) );
break;
}
/* Return ownership to hardware */
MLX_FILL_1 ( &eqe->generic, 7, owner, 1 );
barrier();
/* Update event queue's index */
arbel_eq->next_idx++;
/* Ring doorbell */
MLX_FILL_1 ( &db_reg.ci, 0, ci, arbel_eq->next_idx );
writel ( db_reg.dword[0], arbel_eq->doorbell );
}
}
/***************************************************************************
*
* Firmware control
*
***************************************************************************
*/
/**
* Map virtual to physical address for firmware usage
*
* @v arbel Arbel device
* @v map Mapping function
* @v va Virtual address
* @v pa Physical address
* @v len Length of region
* @ret rc Return status code
*/
static int arbel_map_vpm ( struct arbel *arbel,
int ( *map ) ( struct arbel *arbel,
const struct arbelprm_virtual_physical_mapping* ),
uint64_t va, physaddr_t pa, size_t len ) {
struct arbelprm_virtual_physical_mapping mapping;
physaddr_t start;
physaddr_t low;
physaddr_t high;
physaddr_t end;
size_t size;
int rc;
/* Sanity checks */
assert ( ( va & ( ARBEL_PAGE_SIZE - 1 ) ) == 0 );
assert ( ( pa & ( ARBEL_PAGE_SIZE - 1 ) ) == 0 );
assert ( ( len & ( ARBEL_PAGE_SIZE - 1 ) ) == 0 );
/* Calculate starting points */
start = pa;
end = ( start + len );
size = ( 1UL << ( fls ( start ^ end ) - 1 ) );
low = high = ( end & ~( size - 1 ) );
assert ( start < low );
assert ( high <= end );
/* These mappings tend to generate huge volumes of
* uninteresting debug data, which basically makes it
* impossible to use debugging otherwise.
*/
DBG_DISABLE ( DBGLVL_LOG | DBGLVL_EXTRA );
/* Map blocks in descending order of size */
while ( size >= ARBEL_PAGE_SIZE ) {
/* Find the next candidate block */
if ( ( low - size ) >= start ) {
low -= size;
pa = low;
} else if ( ( high + size ) <= end ) {
pa = high;
high += size;
} else {
size >>= 1;
continue;
}
assert ( ( va & ( size - 1 ) ) == 0 );
assert ( ( pa & ( size - 1 ) ) == 0 );
/* Map this block */
memset ( &mapping, 0, sizeof ( mapping ) );
MLX_FILL_1 ( &mapping, 0, va_h, ( va >> 32 ) );
MLX_FILL_1 ( &mapping, 1, va_l, ( va >> 12 ) );
MLX_FILL_H ( &mapping, 2, pa_h, pa );
MLX_FILL_2 ( &mapping, 3,
log2size, ( ( fls ( size ) - 1 ) - 12 ),
pa_l, ( pa >> 12 ) );
if ( ( rc = map ( arbel, &mapping ) ) != 0 ) {
DBG_ENABLE ( DBGLVL_LOG | DBGLVL_EXTRA );
DBGC ( arbel, "Arbel %p could not map %08llx+%zx to "
"%08lx: %s\n",
arbel, va, size, pa, strerror ( rc ) );
return rc;
}
va += size;
}
assert ( low == start );
assert ( high == end );
DBG_ENABLE ( DBGLVL_LOG | DBGLVL_EXTRA );
return 0;
}
/**
* Start firmware running
*
* @v arbel Arbel device
* @ret rc Return status code
*/
static int arbel_start_firmware ( struct arbel *arbel ) {
struct arbelprm_query_fw fw;
struct arbelprm_access_lam lam;
unsigned int fw_pages;
size_t fw_len;
physaddr_t fw_base;
uint64_t eq_set_ci_base_addr;
int rc;
/* Get firmware parameters */
if ( ( rc = arbel_cmd_query_fw ( arbel, &fw ) ) != 0 ) {
DBGC ( arbel, "Arbel %p could not query firmware: %s\n",
arbel, strerror ( rc ) );
goto err_query_fw;
}
DBGC ( arbel, "Arbel %p firmware version %d.%d.%d\n", arbel,
MLX_GET ( &fw, fw_rev_major ), MLX_GET ( &fw, fw_rev_minor ),
MLX_GET ( &fw, fw_rev_subminor ) );
fw_pages = MLX_GET ( &fw, fw_pages );
DBGC ( arbel, "Arbel %p requires %d kB for firmware\n",
arbel, ( fw_pages * 4 ) );
eq_set_ci_base_addr =
( ( (uint64_t) MLX_GET ( &fw, eq_set_ci_base_addr_h ) << 32 ) |
( (uint64_t) MLX_GET ( &fw, eq_set_ci_base_addr_l ) ) );
arbel->eq_ci_doorbells = ioremap ( eq_set_ci_base_addr, 0x200 );
/* Enable locally-attached memory. Ignore failure; there may
* be no attached memory.
*/
arbel_cmd_enable_lam ( arbel, &lam );
/* Allocate firmware pages and map firmware area */
fw_len = ( fw_pages * ARBEL_PAGE_SIZE );
if ( ! arbel->firmware_area ) {
arbel->firmware_len = fw_len;
arbel->firmware_area = umalloc ( arbel->firmware_len );
if ( ! arbel->firmware_area ) {
rc = -ENOMEM;
goto err_alloc_fa;
}
} else {
assert ( arbel->firmware_len == fw_len );
}
fw_base = user_to_phys ( arbel->firmware_area, 0 );
DBGC ( arbel, "Arbel %p firmware area at [%08lx,%08lx)\n",
arbel, fw_base, ( fw_base + fw_len ) );
if ( ( rc = arbel_map_vpm ( arbel, arbel_cmd_map_fa,
0, fw_base, fw_len ) ) != 0 ) {
DBGC ( arbel, "Arbel %p could not map firmware: %s\n",
arbel, strerror ( rc ) );
goto err_map_fa;
}
/* Start firmware */
if ( ( rc = arbel_cmd_run_fw ( arbel ) ) != 0 ) {
DBGC ( arbel, "Arbel %p could not run firmware: %s\n",
arbel, strerror ( rc ) );
goto err_run_fw;
}
DBGC ( arbel, "Arbel %p firmware started\n", arbel );
return 0;
err_run_fw:
arbel_cmd_unmap_fa ( arbel );
err_map_fa:
err_alloc_fa:
err_query_fw:
return rc;
}
/**
* Stop firmware running
*
* @v arbel Arbel device
*/
static void arbel_stop_firmware ( struct arbel *arbel ) {
int rc;
if ( ( rc = arbel_cmd_unmap_fa ( arbel ) ) != 0 ) {
DBGC ( arbel, "Arbel %p FATAL could not stop firmware: %s\n",
arbel, strerror ( rc ) );
/* Leak memory and return; at least we avoid corruption */
arbel->firmware_area = UNULL;
return;
}
}
/***************************************************************************
*
* Infinihost Context Memory management
*
***************************************************************************
*/
/**
* Get device limits
*
* @v arbel Arbel device
* @ret rc Return status code
*/
static int arbel_get_limits ( struct arbel *arbel ) {
struct arbelprm_query_dev_lim dev_lim;
int rc;
if ( ( rc = arbel_cmd_query_dev_lim ( arbel, &dev_lim ) ) != 0 ) {
DBGC ( arbel, "Arbel %p could not get device limits: %s\n",
arbel, strerror ( rc ) );
return rc;
}
arbel->limits.reserved_qps =
( 1 << MLX_GET ( &dev_lim, log2_rsvd_qps ) );
arbel->limits.qpc_entry_size = MLX_GET ( &dev_lim, qpc_entry_sz );
arbel->limits.eqpc_entry_size = MLX_GET ( &dev_lim, eqpc_entry_sz );
arbel->limits.reserved_srqs =
( 1 << MLX_GET ( &dev_lim, log2_rsvd_srqs ) );
arbel->limits.srqc_entry_size = MLX_GET ( &dev_lim, srq_entry_sz );
arbel->limits.reserved_ees =
( 1 << MLX_GET ( &dev_lim, log2_rsvd_ees ) );
arbel->limits.eec_entry_size = MLX_GET ( &dev_lim, eec_entry_sz );
arbel->limits.eeec_entry_size = MLX_GET ( &dev_lim, eeec_entry_sz );
arbel->limits.reserved_cqs =
( 1 << MLX_GET ( &dev_lim, log2_rsvd_cqs ) );
arbel->limits.cqc_entry_size = MLX_GET ( &dev_lim, cqc_entry_sz );
arbel->limits.reserved_mtts =
( 1 << MLX_GET ( &dev_lim, log2_rsvd_mtts ) );
arbel->limits.mtt_entry_size = MLX_GET ( &dev_lim, mtt_entry_sz );
arbel->limits.reserved_mrws =
( 1 << MLX_GET ( &dev_lim, log2_rsvd_mrws ) );
arbel->limits.mpt_entry_size = MLX_GET ( &dev_lim, mpt_entry_sz );
arbel->limits.reserved_rdbs =
( 1 << MLX_GET ( &dev_lim, log2_rsvd_rdbs ) );
arbel->limits.reserved_eqs = MLX_GET ( &dev_lim, num_rsvd_eqs );
arbel->limits.eqc_entry_size = MLX_GET ( &dev_lim, eqc_entry_sz );
arbel->limits.reserved_uars = MLX_GET ( &dev_lim, num_rsvd_uars );
arbel->limits.uar_scratch_entry_size =
MLX_GET ( &dev_lim, uar_scratch_entry_sz );
DBGC ( arbel, "Arbel %p reserves %d x %#zx QPC, %d x %#zx EQPC, "
"%d x %#zx SRQC\n", arbel,
arbel->limits.reserved_qps, arbel->limits.qpc_entry_size,
arbel->limits.reserved_qps, arbel->limits.eqpc_entry_size,
arbel->limits.reserved_srqs, arbel->limits.srqc_entry_size );
DBGC ( arbel, "Arbel %p reserves %d x %#zx EEC, %d x %#zx EEEC, "
"%d x %#zx CQC\n", arbel,
arbel->limits.reserved_ees, arbel->limits.eec_entry_size,
arbel->limits.reserved_ees, arbel->limits.eeec_entry_size,
arbel->limits.reserved_cqs, arbel->limits.cqc_entry_size );
DBGC ( arbel, "Arbel %p reserves %d x %#zx EQC, %d x %#zx MTT, "
"%d x %#zx MPT\n", arbel,
arbel->limits.reserved_eqs, arbel->limits.eqc_entry_size,
arbel->limits.reserved_mtts, arbel->limits.mtt_entry_size,
arbel->limits.reserved_mrws, arbel->limits.mpt_entry_size );
DBGC ( arbel, "Arbel %p reserves %d x %#zx RDB, %d x %#zx UAR, "
"%d x %#zx UAR scratchpad\n", arbel,
arbel->limits.reserved_rdbs, ARBEL_RDB_ENTRY_SIZE,
arbel->limits.reserved_uars, ARBEL_PAGE_SIZE,
arbel->limits.reserved_uars,
arbel->limits.uar_scratch_entry_size );
return 0;
}
/**
* Align ICM table
*
* @v icm_offset Current ICM offset
* @v len ICM table length
* @ret icm_offset ICM offset
*/
static size_t icm_align ( size_t icm_offset, size_t len ) {
/* Round up to a multiple of the table size */
assert ( len == ( 1UL << ( fls ( len ) - 1 ) ) );
return ( ( icm_offset + len - 1 ) & ~( len - 1 ) );
}
/**
* Allocate ICM
*
* @v arbel Arbel device
* @v init_hca INIT_HCA structure to fill in
* @ret rc Return status code
*/
static int arbel_alloc_icm ( struct arbel *arbel,
struct arbelprm_init_hca *init_hca ) {
struct arbelprm_scalar_parameter icm_size;
struct arbelprm_scalar_parameter icm_aux_size;
struct arbelprm_scalar_parameter unmap_icm;
union arbelprm_doorbell_record *db_rec;
size_t icm_offset = 0;
unsigned int log_num_uars, log_num_qps, log_num_srqs, log_num_ees;
unsigned int log_num_cqs, log_num_mtts, log_num_mpts, log_num_rdbs;
unsigned int log_num_eqs, log_num_mcs;
size_t icm_len, icm_aux_len;
size_t len;
physaddr_t icm_phys;
int rc;
/* Calculate number of each object type within ICM */
log_num_qps = fls ( arbel->limits.reserved_qps +
ARBEL_RSVD_SPECIAL_QPS + ARBEL_MAX_QPS - 1 );
log_num_srqs = fls ( arbel->limits.reserved_srqs - 1 );
log_num_ees = fls ( arbel->limits.reserved_ees - 1 );
log_num_cqs = fls ( arbel->limits.reserved_cqs + ARBEL_MAX_CQS - 1 );
log_num_eqs = fls ( arbel->limits.reserved_eqs + ARBEL_MAX_EQS - 1 );
log_num_mtts = fls ( arbel->limits.reserved_mtts - 1 );
log_num_mpts = fls ( arbel->limits.reserved_mrws + 1 - 1 );
log_num_rdbs = fls ( arbel->limits.reserved_rdbs +
ARBEL_RSVD_SPECIAL_QPS + ARBEL_MAX_QPS - 1 );
log_num_uars = fls ( arbel->limits.reserved_uars +
1 /* single UAR used */ - 1 );
log_num_mcs = ARBEL_LOG_MULTICAST_HASH_SIZE;
/* Queue pair contexts */
len = ( ( 1 << log_num_qps ) * arbel->limits.qpc_entry_size );
icm_offset = icm_align ( icm_offset, len );
MLX_FILL_2 ( init_hca, 13,
qpc_eec_cqc_eqc_rdb_parameters.qpc_base_addr_l,
( icm_offset >> 7 ),
qpc_eec_cqc_eqc_rdb_parameters.log_num_of_qp,
log_num_qps );
DBGC ( arbel, "Arbel %p ICM QPC is %d x %#zx at [%zx,%zx)\n",
arbel, ( 1 << log_num_qps ), arbel->limits.qpc_entry_size,
icm_offset, ( icm_offset + len ) );
icm_offset += len;
/* Extended queue pair contexts */
len = ( ( 1 << log_num_qps ) * arbel->limits.eqpc_entry_size );
icm_offset = icm_align ( icm_offset, len );
MLX_FILL_1 ( init_hca, 25,
qpc_eec_cqc_eqc_rdb_parameters.eqpc_base_addr_l,
icm_offset );
DBGC ( arbel, "Arbel %p ICM EQPC is %d x %#zx at [%zx,%zx)\n",
arbel, ( 1 << log_num_qps ), arbel->limits.eqpc_entry_size,
icm_offset, ( icm_offset + len ) );
icm_offset += len;
/* Completion queue contexts */
len = ( ( 1 << log_num_cqs ) * arbel->limits.cqc_entry_size );
icm_offset = icm_align ( icm_offset, len );
MLX_FILL_2 ( init_hca, 21,
qpc_eec_cqc_eqc_rdb_parameters.cqc_base_addr_l,
( icm_offset >> 6 ),
qpc_eec_cqc_eqc_rdb_parameters.log_num_of_cq,
log_num_cqs );
DBGC ( arbel, "Arbel %p ICM CQC is %d x %#zx at [%zx,%zx)\n",
arbel, ( 1 << log_num_cqs ), arbel->limits.cqc_entry_size,
icm_offset, ( icm_offset + len ) );
icm_offset += len;
/* Event queue contexts */
len = ( ( 1 << log_num_eqs ) * arbel->limits.eqc_entry_size );
icm_offset = icm_align ( icm_offset, len );
MLX_FILL_2 ( init_hca, 33,
qpc_eec_cqc_eqc_rdb_parameters.eqc_base_addr_l,
( icm_offset >> 6 ),
qpc_eec_cqc_eqc_rdb_parameters.log_num_eq,
log_num_eqs );
DBGC ( arbel, "Arbel %p ICM EQC is %d x %#zx at [%zx,%zx)\n",
arbel, ( 1 << log_num_eqs ), arbel->limits.eqc_entry_size,
icm_offset, ( icm_offset + len ) );
icm_offset += len;
/* End-to-end contexts */
len = ( ( 1 << log_num_ees ) * arbel->limits.eec_entry_size );
icm_offset = icm_align ( icm_offset, len );
MLX_FILL_2 ( init_hca, 17,
qpc_eec_cqc_eqc_rdb_parameters.eec_base_addr_l,
( icm_offset >> 7 ),
qpc_eec_cqc_eqc_rdb_parameters.log_num_of_ee,
log_num_ees );
DBGC ( arbel, "Arbel %p ICM EEC is %d x %#zx at [%zx,%zx)\n",
arbel, ( 1 << log_num_ees ), arbel->limits.eec_entry_size,
icm_offset, ( icm_offset + len ) );
icm_offset += len;
/* Shared receive queue contexts */
len = ( ( 1 << log_num_srqs ) * arbel->limits.srqc_entry_size );
icm_offset = icm_align ( icm_offset, len );
MLX_FILL_2 ( init_hca, 19,
qpc_eec_cqc_eqc_rdb_parameters.srqc_base_addr_l,
( icm_offset >> 5 ),
qpc_eec_cqc_eqc_rdb_parameters.log_num_of_srq,
log_num_srqs );
DBGC ( arbel, "Arbel %p ICM SRQC is %d x %#zx at [%zx,%zx)\n",
arbel, ( 1 << log_num_srqs ), arbel->limits.srqc_entry_size,
icm_offset, ( icm_offset + len ) );
icm_offset += len;
/* Memory protection table */
len = ( ( 1 << log_num_mpts ) * arbel->limits.mpt_entry_size );
icm_offset = icm_align ( icm_offset, len );
MLX_FILL_1 ( init_hca, 61,
tpt_parameters.mpt_base_adr_l, icm_offset );
MLX_FILL_1 ( init_hca, 62,
tpt_parameters.log_mpt_sz, log_num_mpts );
DBGC ( arbel, "Arbel %p ICM MPT is %d x %#zx at [%zx,%zx)\n",
arbel, ( 1 << log_num_mpts ), arbel->limits.mpt_entry_size,
icm_offset, ( icm_offset + len ) );
icm_offset += len;
/* Remote read data base table */
len = ( ( 1 << log_num_rdbs ) * ARBEL_RDB_ENTRY_SIZE );
icm_offset = icm_align ( icm_offset, len );
MLX_FILL_1 ( init_hca, 37,
qpc_eec_cqc_eqc_rdb_parameters.rdb_base_addr_l,
icm_offset );
DBGC ( arbel, "Arbel %p ICM RDB is %d x %#zx at [%zx,%zx)\n",
arbel, ( 1 << log_num_rdbs ), ARBEL_RDB_ENTRY_SIZE,
icm_offset, ( icm_offset + len ) );
icm_offset += len;
/* Extended end-to-end contexts */
len = ( ( 1 << log_num_ees ) * arbel->limits.eeec_entry_size );
icm_offset = icm_align ( icm_offset, len );
MLX_FILL_1 ( init_hca, 29,
qpc_eec_cqc_eqc_rdb_parameters.eeec_base_addr_l,
icm_offset );
DBGC ( arbel, "Arbel %p ICM EEEC is %d x %#zx at [%zx,%zx)\n",
arbel, ( 1 << log_num_ees ), arbel->limits.eeec_entry_size,
icm_offset, ( icm_offset + len ) );
icm_offset += len;
/* Multicast table */
len = ( ( 1 << log_num_mcs ) * sizeof ( struct arbelprm_mgm_entry ) );
icm_offset = icm_align ( icm_offset, len );
MLX_FILL_1 ( init_hca, 49,
multicast_parameters.mc_base_addr_l, icm_offset );
MLX_FILL_1 ( init_hca, 52,
multicast_parameters.log_mc_table_entry_sz,
fls ( sizeof ( struct arbelprm_mgm_entry ) - 1 ) );
MLX_FILL_1 ( init_hca, 53,
multicast_parameters.mc_table_hash_sz,
( 1 << log_num_mcs ) );
MLX_FILL_1 ( init_hca, 54,
multicast_parameters.log_mc_table_sz,
log_num_mcs /* Only one entry per hash */ );
DBGC ( arbel, "Arbel %p ICM MC is %d x %#zx at [%zx,%zx)\n", arbel,
( 1 << log_num_mcs ), sizeof ( struct arbelprm_mgm_entry ),
icm_offset, ( icm_offset + len ) );
icm_offset += len;
/* Memory translation table */
len = ( ( 1 << log_num_mtts ) * arbel->limits.mtt_entry_size );
icm_offset = icm_align ( icm_offset, len );
MLX_FILL_1 ( init_hca, 65,
tpt_parameters.mtt_base_addr_l, icm_offset );
DBGC ( arbel, "Arbel %p ICM MTT is %d x %#zx at [%zx,%zx)\n",
arbel, ( 1 << log_num_mtts ), arbel->limits.mtt_entry_size,
icm_offset, ( icm_offset + len ) );
icm_offset += len;
/* User access region scratchpads */
len = ( ( 1 << log_num_uars ) * arbel->limits.uar_scratch_entry_size );
icm_offset = icm_align ( icm_offset, len );
MLX_FILL_1 ( init_hca, 77,
uar_parameters.uar_scratch_base_addr_l, icm_offset );
DBGC ( arbel, "Arbel %p UAR scratchpad is %d x %#zx at [%zx,%zx)\n",
arbel, ( 1 << log_num_uars ),
arbel->limits.uar_scratch_entry_size,
icm_offset, ( icm_offset + len ) );
icm_offset += len;
/* Record amount of ICM to be allocated */
icm_offset = icm_align ( icm_offset, ARBEL_PAGE_SIZE );
icm_len = icm_offset;
/* User access region contexts
*
* The reserved UAR(s) do not need to be backed by physical
* memory, and our UAR is allocated separately; neither are
* part of the umalloc()ed ICM block, but both contribute to
* the total length of ICM virtual address space.
*/
len = ( ( 1 << log_num_uars ) * ARBEL_PAGE_SIZE );
icm_offset = icm_align ( icm_offset, len );
MLX_FILL_1 ( init_hca, 74, uar_parameters.log_max_uars, log_num_uars );
MLX_FILL_1 ( init_hca, 79,
uar_parameters.uar_context_base_addr_l, icm_offset );
arbel->db_rec_offset =
( icm_offset +
( arbel->limits.reserved_uars * ARBEL_PAGE_SIZE ) );
DBGC ( arbel, "Arbel %p UAR is %d x %#zx at [%zx,%zx), doorbells "
"[%zx,%zx)\n", arbel, ( 1 << log_num_uars ), ARBEL_PAGE_SIZE,
icm_offset, ( icm_offset + len ), arbel->db_rec_offset,
( arbel->db_rec_offset + ARBEL_PAGE_SIZE ) );
icm_offset += len;
/* Get ICM auxiliary area size */
memset ( &icm_size, 0, sizeof ( icm_size ) );
MLX_FILL_1 ( &icm_size, 1, value, icm_len );
if ( ( rc = arbel_cmd_set_icm_size ( arbel, &icm_size,
&icm_aux_size ) ) != 0 ) {
DBGC ( arbel, "Arbel %p could not set ICM size: %s\n",
arbel, strerror ( rc ) );
goto err_set_icm_size;
}
icm_aux_len = ( MLX_GET ( &icm_aux_size, value ) * ARBEL_PAGE_SIZE );
/* Allocate ICM data and auxiliary area */
DBGC ( arbel, "Arbel %p requires %zd kB ICM and %zd kB AUX ICM\n",
arbel, ( icm_len / 1024 ), ( icm_aux_len / 1024 ) );
if ( ! arbel->icm ) {
arbel->icm_len = icm_len;
arbel->icm_aux_len = icm_aux_len;
arbel->icm = umalloc ( arbel->icm_len + arbel->icm_aux_len );
if ( ! arbel->icm ) {
rc = -ENOMEM;
goto err_alloc_icm;
}
} else {
assert ( arbel->icm_len == icm_len );
assert ( arbel->icm_aux_len == icm_aux_len );
}
icm_phys = user_to_phys ( arbel->icm, 0 );
/* Allocate doorbell UAR */
arbel->db_rec = malloc_dma ( ARBEL_PAGE_SIZE, ARBEL_PAGE_SIZE );
if ( ! arbel->db_rec ) {
rc = -ENOMEM;
goto err_alloc_doorbell;
}
/* Map ICM auxiliary area */
DBGC ( arbel, "Arbel %p ICM AUX at [%08lx,%08lx)\n",
arbel, icm_phys, ( icm_phys + arbel->icm_aux_len ) );
if ( ( rc = arbel_map_vpm ( arbel, arbel_cmd_map_icm_aux,
0, icm_phys, arbel->icm_aux_len ) ) != 0 ){
DBGC ( arbel, "Arbel %p could not map AUX ICM: %s\n",
arbel, strerror ( rc ) );
goto err_map_icm_aux;
}
icm_phys += arbel->icm_aux_len;
/* Map ICM area */
DBGC ( arbel, "Arbel %p ICM at [%08lx,%08lx)\n",
arbel, icm_phys, ( icm_phys + arbel->icm_len ) );
if ( ( rc = arbel_map_vpm ( arbel, arbel_cmd_map_icm,
0, icm_phys, arbel->icm_len ) ) != 0 ) {
DBGC ( arbel, "Arbel %p could not map ICM: %s\n",
arbel, strerror ( rc ) );
goto err_map_icm;
}
icm_phys += arbel->icm_len;
/* Map doorbell UAR */
DBGC ( arbel, "Arbel %p UAR at [%08lx,%08lx)\n",
arbel, virt_to_phys ( arbel->db_rec ),
( virt_to_phys ( arbel->db_rec ) + ARBEL_PAGE_SIZE ) );
if ( ( rc = arbel_map_vpm ( arbel, arbel_cmd_map_icm,
arbel->db_rec_offset,
virt_to_phys ( arbel->db_rec ),
ARBEL_PAGE_SIZE ) ) != 0 ) {
DBGC ( arbel, "Arbel %p could not map doorbell UAR: %s\n",
arbel, strerror ( rc ) );
goto err_map_doorbell;
}
/* Initialise doorbell records */
memset ( arbel->db_rec, 0, ARBEL_PAGE_SIZE );
db_rec = &arbel->db_rec[ARBEL_GROUP_SEPARATOR_DOORBELL];
MLX_FILL_1 ( &db_rec->qp, 1, res, ARBEL_UAR_RES_GROUP_SEP );
return 0;
memset ( &unmap_icm, 0, sizeof ( unmap_icm ) );
MLX_FILL_1 ( &unmap_icm, 1, value, arbel->db_rec_offset );
arbel_cmd_unmap_icm ( arbel, 1, &unmap_icm );
err_map_doorbell:
memset ( &unmap_icm, 0, sizeof ( unmap_icm ) );
arbel_cmd_unmap_icm ( arbel, ( arbel->icm_len / ARBEL_PAGE_SIZE ),
&unmap_icm );
err_map_icm:
arbel_cmd_unmap_icm_aux ( arbel );
err_map_icm_aux:
free_dma ( arbel->db_rec, ARBEL_PAGE_SIZE );
arbel->db_rec= NULL;
err_alloc_doorbell:
err_alloc_icm:
err_set_icm_size:
return rc;
}
/**
* Free ICM
*
* @v arbel Arbel device
*/
static void arbel_free_icm ( struct arbel *arbel ) {
struct arbelprm_scalar_parameter unmap_icm;
memset ( &unmap_icm, 0, sizeof ( unmap_icm ) );
MLX_FILL_1 ( &unmap_icm, 1, value, arbel->db_rec_offset );
arbel_cmd_unmap_icm ( arbel, 1, &unmap_icm );
memset ( &unmap_icm, 0, sizeof ( unmap_icm ) );
arbel_cmd_unmap_icm ( arbel, ( arbel->icm_len / ARBEL_PAGE_SIZE ),
&unmap_icm );
arbel_cmd_unmap_icm_aux ( arbel );
free_dma ( arbel->db_rec, ARBEL_PAGE_SIZE );
arbel->db_rec = NULL;
}
/***************************************************************************
*
* Initialisation and teardown
*
***************************************************************************
*/
/**
* Reset device
*
* @v arbel Arbel device
*/
static void arbel_reset ( struct arbel *arbel ) {
struct pci_device *pci = arbel->pci;
struct pci_config_backup backup;
static const uint8_t backup_exclude[] =
PCI_CONFIG_BACKUP_EXCLUDE ( 0x58, 0x5c );
uint16_t vendor;
unsigned int i;
/* Perform device reset and preserve PCI configuration */
pci_backup ( pci, &backup, backup_exclude );
writel ( ARBEL_RESET_MAGIC,
( arbel->config + ARBEL_RESET_OFFSET ) );
for ( i = 0 ; i < ARBEL_RESET_WAIT_TIME_MS ; i++ ) {
mdelay ( 1 );
pci_read_config_word ( pci, PCI_VENDOR_ID, &vendor );
if ( vendor != 0xffff )
break;
}
pci_restore ( pci, &backup, backup_exclude );
}
/**
* Set up memory protection table
*
* @v arbel Arbel device
* @ret rc Return status code
*/
static int arbel_setup_mpt ( struct arbel *arbel ) {
struct arbelprm_mpt mpt;
uint32_t key;
int rc;
/* Derive key */
key = ( arbel->limits.reserved_mrws | ARBEL_MKEY_PREFIX );
arbel->lkey = ( ( key << 8 ) | ( key >> 24 ) );
/* Initialise memory protection table */
memset ( &mpt, 0, sizeof ( mpt ) );
MLX_FILL_7 ( &mpt, 0,
a, 1,
rw, 1,
rr, 1,
lw, 1,
lr, 1,
pa, 1,
r_w, 1 );
MLX_FILL_1 ( &mpt, 2, mem_key, key );
MLX_FILL_2 ( &mpt, 3,
pd, ARBEL_GLOBAL_PD,
rae, 1 );
MLX_FILL_1 ( &mpt, 6, reg_wnd_len_h, 0xffffffffUL );
MLX_FILL_1 ( &mpt, 7, reg_wnd_len_l, 0xffffffffUL );
if ( ( rc = arbel_cmd_sw2hw_mpt ( arbel, arbel->limits.reserved_mrws,
&mpt ) ) != 0 ) {
DBGC ( arbel, "Arbel %p could not set up MPT: %s\n",
arbel, strerror ( rc ) );
return rc;
}
return 0;
}
/**
* Configure special queue pairs
*
* @v arbel Arbel device
* @ret rc Return status code
*/
static int arbel_configure_special_qps ( struct arbel *arbel ) {
unsigned int smi_qpn_base;
unsigned int gsi_qpn_base;
int rc;
/* Special QP block must be aligned on an even number */
arbel->special_qpn_base = ( ( arbel->limits.reserved_qps + 1 ) & ~1 );
arbel->qpn_base = ( arbel->special_qpn_base +
ARBEL_NUM_SPECIAL_QPS );
DBGC ( arbel, "Arbel %p special QPs at [%lx,%lx]\n", arbel,
arbel->special_qpn_base, ( arbel->qpn_base - 1 ) );
smi_qpn_base = arbel->special_qpn_base;
gsi_qpn_base = ( smi_qpn_base + 2 );
/* Issue commands to configure special QPs */
if ( ( rc = arbel_cmd_conf_special_qp ( arbel, 0,
smi_qpn_base ) ) != 0 ) {
DBGC ( arbel, "Arbel %p could not configure SMI QPs: %s\n",
arbel, strerror ( rc ) );
return rc;
}
if ( ( rc = arbel_cmd_conf_special_qp ( arbel, 1,
gsi_qpn_base ) ) != 0 ) {
DBGC ( arbel, "Arbel %p could not configure GSI QPs: %s\n",
arbel, strerror ( rc ) );
return rc;
}
return 0;
}
/**
* Start Arbel device
*
* @v arbel Arbel device
* @v running Firmware is already running
* @ret rc Return status code
*/
static int arbel_start ( struct arbel *arbel, int running ) {
struct arbelprm_init_hca init_hca;
unsigned int i;
int rc;
/* Start firmware if not already running */
if ( ! running ) {
if ( ( rc = arbel_start_firmware ( arbel ) ) != 0 )
goto err_start_firmware;
}
/* Allocate ICM */
memset ( &init_hca, 0, sizeof ( init_hca ) );
if ( ( rc = arbel_alloc_icm ( arbel, &init_hca ) ) != 0 )
goto err_alloc_icm;
/* Initialise HCA */
if ( ( rc = arbel_cmd_init_hca ( arbel, &init_hca ) ) != 0 ) {
DBGC ( arbel, "Arbel %p could not initialise HCA: %s\n",
arbel, strerror ( rc ) );
goto err_init_hca;
}
/* Set up memory protection */
if ( ( rc = arbel_setup_mpt ( arbel ) ) != 0 )
goto err_setup_mpt;
for ( i = 0 ; i < ARBEL_NUM_PORTS ; i++ )
arbel->ibdev[i]->rdma_key = arbel->lkey;
/* Set up event queue */
if ( ( rc = arbel_create_eq ( arbel ) ) != 0 )
goto err_create_eq;
/* Configure special QPs */
if ( ( rc = arbel_configure_special_qps ( arbel ) ) != 0 )
goto err_conf_special_qps;
return 0;
err_conf_special_qps:
arbel_destroy_eq ( arbel );
err_create_eq:
err_setup_mpt:
arbel_cmd_close_hca ( arbel );
err_init_hca:
arbel_free_icm ( arbel );
err_alloc_icm:
arbel_stop_firmware ( arbel );
err_start_firmware:
return rc;
}
/**
* Stop Arbel device
*
* @v arbel Arbel device
*/
static void arbel_stop ( struct arbel *arbel ) {
arbel_destroy_eq ( arbel );
arbel_cmd_close_hca ( arbel );
arbel_free_icm ( arbel );
arbel_stop_firmware ( arbel );
arbel_reset ( arbel );
}
/**
* Open Arbel device
*
* @v arbel Arbel device
* @ret rc Return status code
*/
static int arbel_open ( struct arbel *arbel ) {
int rc;
/* Start device if applicable */
if ( arbel->open_count == 0 ) {
if ( ( rc = arbel_start ( arbel, 0 ) ) != 0 )
return rc;
}
/* Increment open counter */
arbel->open_count++;
return 0;
}
/**
* Close Arbel device
*
* @v arbel Arbel device
*/
static void arbel_close ( struct arbel *arbel ) {
/* Decrement open counter */
assert ( arbel->open_count != 0 );
arbel->open_count--;
/* Stop device if applicable */
if ( arbel->open_count == 0 )
arbel_stop ( arbel );
}
/***************************************************************************
*
* Infiniband link-layer operations
*
***************************************************************************
*/
/**
* Initialise Infiniband link
*
* @v ibdev Infiniband device
* @ret rc Return status code
*/
static int arbel_ib_open ( struct ib_device *ibdev ) {
struct arbel *arbel = ib_get_drvdata ( ibdev );
struct arbelprm_init_ib init_ib;
int rc;
/* Open hardware */
if ( ( rc = arbel_open ( arbel ) ) != 0 )
goto err_open;
/* Initialise IB */
memset ( &init_ib, 0, sizeof ( init_ib ) );
MLX_FILL_3 ( &init_ib, 0,
mtu_cap, ARBEL_MTU_2048,
port_width_cap, 3,
vl_cap, 1 );
MLX_FILL_1 ( &init_ib, 1, max_gid, 1 );
MLX_FILL_1 ( &init_ib, 2, max_pkey, 64 );
if ( ( rc = arbel_cmd_init_ib ( arbel, ibdev->port,
&init_ib ) ) != 0 ) {
DBGC ( arbel, "Arbel %p port %d could not intialise IB: %s\n",
arbel, ibdev->port, strerror ( rc ) );
goto err_init_ib;
}
/* Update MAD parameters */
ib_smc_update ( ibdev, arbel_mad );
return 0;
err_init_ib:
arbel_close ( arbel );
err_open:
return rc;
}
/**
* Close Infiniband link
*
* @v ibdev Infiniband device
*/
static void arbel_ib_close ( struct ib_device *ibdev ) {
struct arbel *arbel = ib_get_drvdata ( ibdev );
int rc;
/* Close IB */
if ( ( rc = arbel_cmd_close_ib ( arbel, ibdev->port ) ) != 0 ) {
DBGC ( arbel, "Arbel %p port %d could not close IB: %s\n",
arbel, ibdev->port, strerror ( rc ) );
/* Nothing we can do about this */
}
/* Close hardware */
arbel_close ( arbel );
}
/**
* Inform embedded subnet management agent of a received MAD
*
* @v ibdev Infiniband device
* @v mad MAD
* @ret rc Return status code
*/
static int arbel_inform_sma ( struct ib_device *ibdev, union ib_mad *mad ) {
int rc;
/* Send the MAD to the embedded SMA */
if ( ( rc = arbel_mad ( ibdev, mad ) ) != 0 )
return rc;
/* Update parameters held in software */
ib_smc_update ( ibdev, arbel_mad );
return 0;
}
/***************************************************************************
*
* Multicast group operations
*
***************************************************************************
*/
/**
* Attach to multicast group
*
* @v ibdev Infiniband device
* @v qp Queue pair
* @v gid Multicast GID
* @ret rc Return status code
*/
static int arbel_mcast_attach ( struct ib_device *ibdev,
struct ib_queue_pair *qp,
union ib_gid *gid ) {
struct arbel *arbel = ib_get_drvdata ( ibdev );
struct arbelprm_mgm_hash hash;
struct arbelprm_mgm_entry mgm;
unsigned int index;
int rc;
/* Generate hash table index */
if ( ( rc = arbel_cmd_mgid_hash ( arbel, gid, &hash ) ) != 0 ) {
DBGC ( arbel, "Arbel %p could not hash GID: %s\n",
arbel, strerror ( rc ) );
return rc;
}
index = MLX_GET ( &hash, hash );
/* Check for existing hash table entry */
if ( ( rc = arbel_cmd_read_mgm ( arbel, index, &mgm ) ) != 0 ) {
DBGC ( arbel, "Arbel %p could not read MGM %#x: %s\n",
arbel, index, strerror ( rc ) );
return rc;
}
if ( MLX_GET ( &mgm, mgmqp_0.qi ) != 0 ) {
/* FIXME: this implementation allows only a single QP
* per multicast group, and doesn't handle hash
* collisions. Sufficient for IPoIB but may need to
* be extended in future.
*/
DBGC ( arbel, "Arbel %p MGID index %#x already in use\n",
arbel, index );
return -EBUSY;
}
/* Update hash table entry */
MLX_FILL_2 ( &mgm, 8,
mgmqp_0.qpn_i, qp->qpn,
mgmqp_0.qi, 1 );
memcpy ( &mgm.u.dwords[4], gid, sizeof ( *gid ) );
if ( ( rc = arbel_cmd_write_mgm ( arbel, index, &mgm ) ) != 0 ) {
DBGC ( arbel, "Arbel %p could not write MGM %#x: %s\n",
arbel, index, strerror ( rc ) );
return rc;
}
return 0;
}
/**
* Detach from multicast group
*
* @v ibdev Infiniband device
* @v qp Queue pair
* @v gid Multicast GID
*/
static void arbel_mcast_detach ( struct ib_device *ibdev,
struct ib_queue_pair *qp __unused,
union ib_gid *gid ) {
struct arbel *arbel = ib_get_drvdata ( ibdev );
struct arbelprm_mgm_hash hash;
struct arbelprm_mgm_entry mgm;
unsigned int index;
int rc;
/* Generate hash table index */
if ( ( rc = arbel_cmd_mgid_hash ( arbel, gid, &hash ) ) != 0 ) {
DBGC ( arbel, "Arbel %p could not hash GID: %s\n",
arbel, strerror ( rc ) );
return;
}
index = MLX_GET ( &hash, hash );
/* Clear hash table entry */
memset ( &mgm, 0, sizeof ( mgm ) );
if ( ( rc = arbel_cmd_write_mgm ( arbel, index, &mgm ) ) != 0 ) {
DBGC ( arbel, "Arbel %p could not write MGM %#x: %s\n",
arbel, index, strerror ( rc ) );
return;
}
}
/** Arbel Infiniband operations */
static struct ib_device_operations arbel_ib_operations = {
.create_cq = arbel_create_cq,
.destroy_cq = arbel_destroy_cq,
.create_qp = arbel_create_qp,
.modify_qp = arbel_modify_qp,
.destroy_qp = arbel_destroy_qp,
.post_send = arbel_post_send,
.post_recv = arbel_post_recv,
.poll_cq = arbel_poll_cq,
.poll_eq = arbel_poll_eq,
.open = arbel_ib_open,
.close = arbel_ib_close,
.mcast_attach = arbel_mcast_attach,
.mcast_detach = arbel_mcast_detach,
.set_port_info = arbel_inform_sma,
.set_pkey_table = arbel_inform_sma,
};
/***************************************************************************
*
* PCI interface
*
***************************************************************************
*/
/**
* Allocate Arbel device
*
* @ret arbel Arbel device
*/
static struct arbel * arbel_alloc ( void ) {
struct arbel *arbel;
/* Allocate Arbel device */
arbel = zalloc ( sizeof ( *arbel ) );
if ( ! arbel )
goto err_arbel;
/* Allocate space for mailboxes */
arbel->mailbox_in = malloc_dma ( ARBEL_MBOX_SIZE, ARBEL_MBOX_ALIGN );
if ( ! arbel->mailbox_in )
goto err_mailbox_in;
arbel->mailbox_out = malloc_dma ( ARBEL_MBOX_SIZE, ARBEL_MBOX_ALIGN );
if ( ! arbel->mailbox_out )
goto err_mailbox_out;
return arbel;
free_dma ( arbel->mailbox_out, ARBEL_MBOX_SIZE );
err_mailbox_out:
free_dma ( arbel->mailbox_in, ARBEL_MBOX_SIZE );
err_mailbox_in:
free ( arbel );
err_arbel:
return NULL;
}
/**
* Free Arbel device
*
* @v arbel Arbel device
*/
static void arbel_free ( struct arbel *arbel ) {
ufree ( arbel->icm );
ufree ( arbel->firmware_area );
free_dma ( arbel->mailbox_out, ARBEL_MBOX_SIZE );
free_dma ( arbel->mailbox_in, ARBEL_MBOX_SIZE );
free ( arbel );
}
/**
* Probe PCI device
*
* @v pci PCI device
* @v id PCI ID
* @ret rc Return status code
*/
static int arbel_probe ( struct pci_device *pci ) {
struct arbel *arbel;
struct ib_device *ibdev;
int i;
int rc;
/* Allocate Arbel device */
arbel = arbel_alloc();
if ( ! arbel ) {
rc = -ENOMEM;
goto err_alloc;
}
pci_set_drvdata ( pci, arbel );
arbel->pci = pci;
/* Allocate Infiniband devices */
for ( i = 0 ; i < ARBEL_NUM_PORTS ; i++ ) {
ibdev = alloc_ibdev ( 0 );
if ( ! ibdev ) {
rc = -ENOMEM;
goto err_alloc_ibdev;
}
arbel->ibdev[i] = ibdev;
ibdev->op = &arbel_ib_operations;
ibdev->dev = &pci->dev;
ibdev->port = ( ARBEL_PORT_BASE + i );
ib_set_drvdata ( ibdev, arbel );
}
/* Fix up PCI device */
adjust_pci_device ( pci );
/* Get PCI BARs */
arbel->config = ioremap ( pci_bar_start ( pci, ARBEL_PCI_CONFIG_BAR ),
ARBEL_PCI_CONFIG_BAR_SIZE );
arbel->uar = ioremap ( ( pci_bar_start ( pci, ARBEL_PCI_UAR_BAR ) +
ARBEL_PCI_UAR_IDX * ARBEL_PCI_UAR_SIZE ),
ARBEL_PCI_UAR_SIZE );
/* Reset device */
arbel_reset ( arbel );
/* Start firmware */
if ( ( rc = arbel_start_firmware ( arbel ) ) != 0 )
goto err_start_firmware;
/* Get device limits */
if ( ( rc = arbel_get_limits ( arbel ) ) != 0 )
goto err_get_limits;
/* Start device */
if ( ( rc = arbel_start ( arbel, 1 ) ) != 0 )
goto err_start;
/* Initialise parameters using SMC */
for ( i = 0 ; i < ARBEL_NUM_PORTS ; i++ )
ib_smc_init ( arbel->ibdev[i], arbel_mad );
/* Register Infiniband devices */
for ( i = 0 ; i < ARBEL_NUM_PORTS ; i++ ) {
if ( ( rc = register_ibdev ( arbel->ibdev[i] ) ) != 0 ) {
DBGC ( arbel, "Arbel %p port %d could not register IB "
"device: %s\n", arbel,
arbel->ibdev[i]->port, strerror ( rc ) );
goto err_register_ibdev;
}
}
/* Leave device quiescent until opened */
if ( arbel->open_count == 0 )
arbel_stop ( arbel );
return 0;
i = ARBEL_NUM_PORTS;
err_register_ibdev:
for ( i-- ; i >= 0 ; i-- )
unregister_ibdev ( arbel->ibdev[i] );
arbel_stop ( arbel );
err_start:
err_get_limits:
arbel_stop_firmware ( arbel );
err_start_firmware:
i = ARBEL_NUM_PORTS;
err_alloc_ibdev:
for ( i-- ; i >= 0 ; i-- )
ibdev_put ( arbel->ibdev[i] );
arbel_free ( arbel );
err_alloc:
return rc;
}
/**
* Remove PCI device
*
* @v pci PCI device
*/
static void arbel_remove ( struct pci_device *pci ) {
struct arbel *arbel = pci_get_drvdata ( pci );
int i;
for ( i = ( ARBEL_NUM_PORTS - 1 ) ; i >= 0 ; i-- )
unregister_ibdev ( arbel->ibdev[i] );
for ( i = ( ARBEL_NUM_PORTS - 1 ) ; i >= 0 ; i-- )
ibdev_put ( arbel->ibdev[i] );
arbel_free ( arbel );
}
static struct pci_device_id arbel_nics[] = {
PCI_ROM ( 0x15b3, 0x6282, "mt25218", "MT25218 HCA driver", 0 ),
PCI_ROM ( 0x15b3, 0x6274, "mt25204", "MT25204 HCA driver", 0 ),
};
struct pci_driver arbel_driver __pci_driver = {
.ids = arbel_nics,
.id_count = ( sizeof ( arbel_nics ) / sizeof ( arbel_nics[0] ) ),
.probe = arbel_probe,
.remove = arbel_remove,
};
|