1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
|
/******************************************************************************
* Copyright (c) 2004, 2008 IBM Corporation
* All rights reserved.
* This program and the accompanying materials
* are made available under the terms of the BSD License
* which accompanies this distribution, and is available at
* http://www.opensource.org/licenses/bsd-license.php
*
* Contributors:
* IBM Corporation - initial implementation
*****************************************************************************/
#ifndef __PPC970_H
#define __PPC970_H
/* SPRs numbers */
#define CTRL_RD 136
#define CTRL_WR 152
#define PVR 287
#define HSPRG0 304
#define HSPRG1 305
#define HIOR 311
#define HID0 1008
#define HID1 1009
#define HID4 1012
#define HID6 1017
#define PIR 1023
#define SETCI(r) sync; \
mfspr r, HID4; \
sync; \
rldicl r, r, 32,0; \
ori r, r, 0x0100; \
rldicl r, r, 32,0; \
sync; \
slbia; \
mtspr HID4, r; \
isync; \
eieio;
#define CLRCI(r) sync; \
mfspr r, HID4; \
sync; \
rldicl r, r, 32, 0; \
ori r, r, 0x0100; \
xori r, r, 0x0100; \
rldicl r, r, 32, 0; \
sync; \
slbia; \
mtspr HID4, r; \
isync; \
eieio;
/* This macro uses r0 */
#define FLUSH_CACHE(r, n) add n, n, r; \
addi n, n, 127; \
rlwinm r, r, 0,0,24; \
rlwinm n, n, 0,0,24; \
sub n, n, r; \
srwi n, n, 7; \
mtctr n; \
0: dcbst 0, r; \
sync; \
icbi 0, r; \
sync; \
isync; \
addi r, r, 128; \
bdnz 0b;
#ifndef __ASSEMBLER__
#define STRINGIFY(x...) #x
#define EXPAND(x) STRINGIFY(x)
static inline void
set_ci(void)
{
unsigned long tmp;
asm volatile(EXPAND(SETCI(%0)) : "=r"(tmp) :: "memory", "cc");
}
static inline void
clr_ci(void)
{
unsigned long tmp;
asm volatile(EXPAND(CLRCI(%0)) : "=r"(tmp) :: "memory", "cc");
}
static inline void eieio(void)
{
asm volatile ("eieio":::"memory");
}
static inline void barrier(void)
{
asm volatile("" : : : "memory");
}
#define cpu_relax() barrier()
static inline void sync(void)
{
asm volatile ("sync" ::: "memory");
}
#define mb() sync()
static inline void flush_cache(void* r, long n)
{
asm volatile(EXPAND(FLUSH_CACHE(%0, %1)) : "+r"(r), "+r"(n) :: "memory", "cc", "r0", "ctr");
}
#endif /* __ASSEMBLER__ */
#endif
|
