blob: 352b7e8704d5fdedf4e203719d6f14d52c982ff4 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
|
/*
* arch/arm/mach-ks8695/include/mach/regs-irq.h
*
* Copyright (C) 2006 Ben Dooks <ben@simtec.co.uk>
* Copyright (C) 2006 Simtec Electronics
*
* KS8695 - IRQ registers and bit definitions
*
* This file is licensed under the terms of the GNU General Public
* License version 2. This program is licensed "as is" without any
* warranty of any kind, whether express or implied.
*/
#ifndef KS8695_IRQ_H
#define KS8695_IRQ_H
#define KS8695_IRQ_OFFSET (0xF0000 + 0xE200)
#define KS8695_IRQ_VA (KS8695_IO_VA + KS8695_IRQ_OFFSET)
#define KS8695_IRQ_PA (KS8695_IO_PA + KS8695_IRQ_OFFSET)
/*
* Interrupt Controller registers
*/
#define KS8695_INTMC (0x00) /* Mode Control Register */
#define KS8695_INTEN (0x04) /* Interrupt Enable Register */
#define KS8695_INTST (0x08) /* Interrupt Status Register */
#define KS8695_INTPW (0x0c) /* Interrupt Priority (WAN MAC) */
#define KS8695_INTPH (0x10) /* Interrupt Priority (HPNA) [KS8695 only] */
#define KS8695_INTPL (0x14) /* Interrupt Priority (LAN MAC) */
#define KS8695_INTPT (0x18) /* Interrupt Priority (Timer) */
#define KS8695_INTPU (0x1c) /* Interrupt Priority (UART) */
#define KS8695_INTPE (0x20) /* Interrupt Priority (External Interrupt) */
#define KS8695_INTPC (0x24) /* Interrupt Priority (Communications Channel) */
#define KS8695_INTPBE (0x28) /* Interrupt Priority (Bus Error Response) */
#define KS8695_INTMS (0x2c) /* Interrupt Mask Status Register */
#define KS8695_INTHPF (0x30) /* Interrupt Pending Highest Priority (FIQ) */
#define KS8695_INTHPI (0x34) /* Interrupt Pending Highest Priority (IRQ) */
#endif
|
