summaryrefslogtreecommitdiffstats
path: root/kernel/arch/arm/boot/dts/kirkwood-openrd-ultimate.dts
blob: 9f12f8b53e240af30d95a2054a86c6255b8afbf3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
/*
 * Marvell OpenRD Ultimate Board Description
 *
 * Andrew Lunn <andrew@lunn.ch>
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2.  This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
 *
 * This file contains the definitions that are specific to OpenRD
 * ultimate variant of the Marvell Kirkwood Development Board.
 */

/dts-v1/;

#include "kirkwood-openrd.dtsi"

/ {
	model = "OpenRD Ultimate";
	compatible = "marvell,openrd-ultimate", "marvell,openrd", "marvell,kirkwood-88f6281", "marvell,kirkwood";

	ocp@f1000000 {
		i2c@11000 {
			status = "okay";
			clock-frequency = <400000>;

			cs42l51: cs42l51@4a {
				compatible = "cirrus,cs42l51";
				reg = <0x4a>;
			};
		};
	};
};

&mdio {
	status = "okay";

	ethphy0: ethernet-phy@0 {
		reg = <0>;
	};
	ethphy1: ethernet-phy@1 {
		reg = <1>;
	};
};

&eth0 {
	status = "okay";
	ethernet0-port@0 {
		phy-handle = <&ethphy0>;
	};
};

&eth1 {
	status = "okay";
	ethernet1-port@0 {
		phy-handle = <&ethphy1>;
	};
};
red { #gpio-cells = <2>; label = "Front Panel LED"; gpios = <&pio4 1 0>; linux,default-trigger = "heartbeat"; }; green { #gpio-cells = <2>; gpios = <&pio1 3 0>; default-state = "off"; }; }; i2c@9842000 { status = "okay"; }; i2c@9843000 { status = "okay"; }; i2c@9844000 { status = "okay"; }; i2c@9845000 { status = "okay"; }; i2c@9540000 { status = "okay"; }; /* SSC11 to HDMI */ i2c@9541000 { status = "okay"; /* HDMI V1.3a supports Standard mode only */ clock-frequency = <100000>; st,i2c-min-scl-pulse-width-us = <0>; st,i2c-min-sda-pulse-width-us = <5>; }; mmc1: sdhci@09080000 { status = "okay"; }; mmc0: sdhci@09060000 { status = "okay"; max-frequency = <200000000>; sd-uhs-sdr50; sd-uhs-sdr104; sd-uhs-ddr50; }; miphy28lp_phy: miphy28lp@9b22000 { phy_port0: port@9b22000 { st,osc-rdy; }; phy_port1: port@9b2a000 { st,osc-force-ext; }; }; st_dwc3: dwc3@8f94000 { status = "okay"; }; ethernet0: dwmac@9630000 { st,tx-retime-src = "clkgen"; status = "okay"; phy-mode = "rgmii"; fixed-link = <0 1 1000 0 0>; }; }; };