diff options
Diffstat (limited to 'qemu/target-xtensa/overlay_tool.h')
| -rw-r--r-- | qemu/target-xtensa/overlay_tool.h | 602 |
1 files changed, 0 insertions, 602 deletions
diff --git a/qemu/target-xtensa/overlay_tool.h b/qemu/target-xtensa/overlay_tool.h deleted file mode 100644 index e8a7fda3d..000000000 --- a/qemu/target-xtensa/overlay_tool.h +++ /dev/null @@ -1,602 +0,0 @@ -/* - * Copyright (c) 2011, Max Filippov, Open Source and Linux Lab. - * All rights reserved. - * - * Redistribution and use in source and binary forms, with or without - * modification, are permitted provided that the following conditions are met: - * * Redistributions of source code must retain the above copyright - * notice, this list of conditions and the following disclaimer. - * * Redistributions in binary form must reproduce the above copyright - * notice, this list of conditions and the following disclaimer in the - * documentation and/or other materials provided with the distribution. - * * Neither the name of the Open Source and Linux Lab nor the - * names of its contributors may be used to endorse or promote products - * derived from this software without specific prior written permission. - * - * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" - * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE - * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE - * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY - * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES - * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; - * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND - * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT - * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS - * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. - */ - -#define XTREG(idx, ofs, bi, sz, al, no, flags, cp, typ, grp, name, \ - a1, a2, a3, a4, a5, a6) \ - { .targno = (no), .type = (typ), .group = (grp), .size = (sz) }, -#define XTREG_END { .targno = -1 }, - -#ifndef XCHAL_HAVE_DEPBITS -#define XCHAL_HAVE_DEPBITS 0 -#endif - -#ifndef XCHAL_HAVE_DIV32 -#define XCHAL_HAVE_DIV32 0 -#endif - -#ifndef XCHAL_UNALIGNED_LOAD_HW -#define XCHAL_UNALIGNED_LOAD_HW 0 -#endif - -#ifndef XCHAL_HAVE_VECBASE -#define XCHAL_HAVE_VECBASE 0 -#define XCHAL_VECBASE_RESET_VADDR 0 -#endif - -#ifndef XCHAL_HW_MIN_VERSION -#define XCHAL_HW_MIN_VERSION 0 -#endif - -#define XCHAL_OPTION(xchal, qemu) ((xchal) ? XTENSA_OPTION_BIT(qemu) : 0) - -#define XTENSA_OPTIONS ( \ - XCHAL_OPTION(XCHAL_HAVE_DENSITY, XTENSA_OPTION_CODE_DENSITY) | \ - XCHAL_OPTION(XCHAL_HAVE_LOOPS, XTENSA_OPTION_LOOP) | \ - XCHAL_OPTION(XCHAL_HAVE_ABSOLUTE_LITERALS, XTENSA_OPTION_EXTENDED_L32R) | \ - XCHAL_OPTION(XCHAL_HAVE_MUL16, XTENSA_OPTION_16_BIT_IMUL) | \ - XCHAL_OPTION(XCHAL_HAVE_MUL32, XTENSA_OPTION_32_BIT_IMUL) | \ - XCHAL_OPTION(XCHAL_HAVE_MUL32_HIGH, XTENSA_OPTION_32_BIT_IMUL_HIGH) | \ - XCHAL_OPTION(XCHAL_HAVE_DIV32, XTENSA_OPTION_32_BIT_IDIV) | \ - XCHAL_OPTION(XCHAL_HAVE_MAC16, XTENSA_OPTION_MAC16) | \ - XCHAL_OPTION(XCHAL_HAVE_NSA, XTENSA_OPTION_MISC_OP_NSA) | \ - XCHAL_OPTION(XCHAL_HAVE_MINMAX, XTENSA_OPTION_MISC_OP_MINMAX) | \ - XCHAL_OPTION(XCHAL_HAVE_SEXT, XTENSA_OPTION_MISC_OP_SEXT) | \ - XCHAL_OPTION(XCHAL_HAVE_CLAMPS, XTENSA_OPTION_MISC_OP_CLAMPS) | \ - XCHAL_OPTION(XCHAL_HAVE_CP, XTENSA_OPTION_COPROCESSOR) | \ - XCHAL_OPTION(XCHAL_HAVE_BOOLEANS, XTENSA_OPTION_BOOLEAN) | \ - XCHAL_OPTION(XCHAL_HAVE_FP, XTENSA_OPTION_FP_COPROCESSOR) | \ - XCHAL_OPTION(XCHAL_HAVE_RELEASE_SYNC, XTENSA_OPTION_MP_SYNCHRO) | \ - XCHAL_OPTION(XCHAL_HAVE_S32C1I, XTENSA_OPTION_CONDITIONAL_STORE) | \ - XCHAL_OPTION(XCHAL_HAVE_S32C1I && XCHAL_HW_MIN_VERSION >= 230000, \ - XTENSA_OPTION_ATOMCTL) | \ - XCHAL_OPTION(XCHAL_HAVE_DEPBITS, XTENSA_OPTION_DEPBITS) | \ - /* Interrupts and exceptions */ \ - XCHAL_OPTION(XCHAL_HAVE_EXCEPTIONS, XTENSA_OPTION_EXCEPTION) | \ - XCHAL_OPTION(XCHAL_HAVE_VECBASE, XTENSA_OPTION_RELOCATABLE_VECTOR) | \ - XCHAL_OPTION(XCHAL_UNALIGNED_LOAD_EXCEPTION, \ - XTENSA_OPTION_UNALIGNED_EXCEPTION) | \ - XCHAL_OPTION(XCHAL_HAVE_INTERRUPTS, XTENSA_OPTION_INTERRUPT) | \ - XCHAL_OPTION(XCHAL_HAVE_HIGHPRI_INTERRUPTS, \ - XTENSA_OPTION_HIGH_PRIORITY_INTERRUPT) | \ - XCHAL_OPTION(XCHAL_HAVE_CCOUNT, XTENSA_OPTION_TIMER_INTERRUPT) | \ - /* Local memory, TODO */ \ - XCHAL_OPTION(XCHAL_ICACHE_WAYS, XTENSA_OPTION_ICACHE) | \ - XCHAL_OPTION(XCHAL_ICACHE_LINE_LOCKABLE, \ - XTENSA_OPTION_ICACHE_INDEX_LOCK) | \ - XCHAL_OPTION(XCHAL_DCACHE_WAYS, XTENSA_OPTION_DCACHE) | \ - XCHAL_OPTION(XCHAL_DCACHE_LINE_LOCKABLE, \ - XTENSA_OPTION_DCACHE_INDEX_LOCK) | \ - XCHAL_OPTION(XCHAL_UNALIGNED_LOAD_HW, XTENSA_OPTION_HW_ALIGNMENT) | \ - /* Memory protection and translation */ \ - XCHAL_OPTION(XCHAL_HAVE_MIMIC_CACHEATTR, \ - XTENSA_OPTION_REGION_PROTECTION) | \ - XCHAL_OPTION(XCHAL_HAVE_XLT_CACHEATTR, \ - XTENSA_OPTION_REGION_TRANSLATION) | \ - XCHAL_OPTION(XCHAL_HAVE_PTP_MMU, XTENSA_OPTION_MMU) | \ - XCHAL_OPTION(XCHAL_HAVE_CACHEATTR, XTENSA_OPTION_CACHEATTR) | \ - /* Other, TODO */ \ - XCHAL_OPTION(XCHAL_HAVE_WINDOWED, XTENSA_OPTION_WINDOWED_REGISTER) | \ - XCHAL_OPTION(XCHAL_HAVE_DEBUG, XTENSA_OPTION_DEBUG) |\ - XCHAL_OPTION(XCHAL_NUM_MISC_REGS > 0, XTENSA_OPTION_MISC_SR) | \ - XCHAL_OPTION(XCHAL_HAVE_THREADPTR, XTENSA_OPTION_THREAD_POINTER) | \ - XCHAL_OPTION(XCHAL_HAVE_PRID, XTENSA_OPTION_PROCESSOR_ID)) - -#ifndef XCHAL_WINDOW_OF4_VECOFS -#define XCHAL_WINDOW_OF4_VECOFS 0x00000000 -#define XCHAL_WINDOW_UF4_VECOFS 0x00000040 -#define XCHAL_WINDOW_OF8_VECOFS 0x00000080 -#define XCHAL_WINDOW_UF8_VECOFS 0x000000C0 -#define XCHAL_WINDOW_OF12_VECOFS 0x00000100 -#define XCHAL_WINDOW_UF12_VECOFS 0x00000140 -#endif - -#if XCHAL_HAVE_WINDOWED -#define WINDOW_VECTORS \ - [EXC_WINDOW_OVERFLOW4] = XCHAL_WINDOW_OF4_VECOFS + \ - XCHAL_WINDOW_VECTORS_VADDR, \ - [EXC_WINDOW_UNDERFLOW4] = XCHAL_WINDOW_UF4_VECOFS + \ - XCHAL_WINDOW_VECTORS_VADDR, \ - [EXC_WINDOW_OVERFLOW8] = XCHAL_WINDOW_OF8_VECOFS + \ - XCHAL_WINDOW_VECTORS_VADDR, \ - [EXC_WINDOW_UNDERFLOW8] = XCHAL_WINDOW_UF8_VECOFS + \ - XCHAL_WINDOW_VECTORS_VADDR, \ - [EXC_WINDOW_OVERFLOW12] = XCHAL_WINDOW_OF12_VECOFS + \ - XCHAL_WINDOW_VECTORS_VADDR, \ - [EXC_WINDOW_UNDERFLOW12] = XCHAL_WINDOW_UF12_VECOFS + \ - XCHAL_WINDOW_VECTORS_VADDR, -#else -#define WINDOW_VECTORS -#endif - -#define EXCEPTION_VECTORS { \ - [EXC_RESET] = XCHAL_RESET_VECTOR_VADDR, \ - WINDOW_VECTORS \ - [EXC_KERNEL] = XCHAL_KERNEL_VECTOR_VADDR, \ - [EXC_USER] = XCHAL_USER_VECTOR_VADDR, \ - [EXC_DOUBLE] = XCHAL_DOUBLEEXC_VECTOR_VADDR, \ - [EXC_DEBUG] = XCHAL_DEBUG_VECTOR_VADDR, \ - } - -#define INTERRUPT_VECTORS { \ - 0, \ - 0, \ - XCHAL_INTLEVEL2_VECTOR_VADDR, \ - XCHAL_INTLEVEL3_VECTOR_VADDR, \ - XCHAL_INTLEVEL4_VECTOR_VADDR, \ - XCHAL_INTLEVEL5_VECTOR_VADDR, \ - XCHAL_INTLEVEL6_VECTOR_VADDR, \ - XCHAL_INTLEVEL7_VECTOR_VADDR, \ - } - -#define LEVEL_MASKS { \ - [1] = XCHAL_INTLEVEL1_MASK, \ - [2] = XCHAL_INTLEVEL2_MASK, \ - [3] = XCHAL_INTLEVEL3_MASK, \ - [4] = XCHAL_INTLEVEL4_MASK, \ - [5] = XCHAL_INTLEVEL5_MASK, \ - [6] = XCHAL_INTLEVEL6_MASK, \ - [7] = XCHAL_INTLEVEL7_MASK, \ - } - -#define INTTYPE_MASKS { \ - [INTTYPE_EDGE] = XCHAL_INTTYPE_MASK_EXTERN_EDGE, \ - [INTTYPE_NMI] = XCHAL_INTTYPE_MASK_NMI, \ - [INTTYPE_SOFTWARE] = XCHAL_INTTYPE_MASK_SOFTWARE, \ - } - -#define XTHAL_INTTYPE_EXTERN_LEVEL INTTYPE_LEVEL -#define XTHAL_INTTYPE_EXTERN_EDGE INTTYPE_EDGE -#define XTHAL_INTTYPE_NMI INTTYPE_NMI -#define XTHAL_INTTYPE_SOFTWARE INTTYPE_SOFTWARE -#define XTHAL_INTTYPE_TIMER INTTYPE_TIMER -#define XTHAL_INTTYPE_TBD1 INTTYPE_DEBUG -#define XTHAL_INTTYPE_TBD2 INTTYPE_WRITE_ERR -#define XTHAL_INTTYPE_WRITE_ERROR INTTYPE_WRITE_ERR -#define XTHAL_INTTYPE_PROFILING INTTYPE_PROFILING - - -#define INTERRUPT(i) { \ - .level = XCHAL_INT ## i ## _LEVEL, \ - .inttype = XCHAL_INT ## i ## _TYPE, \ - } - -#define INTERRUPTS { \ - [0] = INTERRUPT(0), \ - [1] = INTERRUPT(1), \ - [2] = INTERRUPT(2), \ - [3] = INTERRUPT(3), \ - [4] = INTERRUPT(4), \ - [5] = INTERRUPT(5), \ - [6] = INTERRUPT(6), \ - [7] = INTERRUPT(7), \ - [8] = INTERRUPT(8), \ - [9] = INTERRUPT(9), \ - [10] = INTERRUPT(10), \ - [11] = INTERRUPT(11), \ - [12] = INTERRUPT(12), \ - [13] = INTERRUPT(13), \ - [14] = INTERRUPT(14), \ - [15] = INTERRUPT(15), \ - [16] = INTERRUPT(16), \ - [17] = INTERRUPT(17), \ - [18] = INTERRUPT(18), \ - [19] = INTERRUPT(19), \ - [20] = INTERRUPT(20), \ - [21] = INTERRUPT(21), \ - [22] = INTERRUPT(22), \ - [23] = INTERRUPT(23), \ - [24] = INTERRUPT(24), \ - [25] = INTERRUPT(25), \ - [26] = INTERRUPT(26), \ - [27] = INTERRUPT(27), \ - [28] = INTERRUPT(28), \ - [29] = INTERRUPT(29), \ - [30] = INTERRUPT(30), \ - [31] = INTERRUPT(31), \ - } - -#define TIMERINTS { \ - [0] = XCHAL_TIMER0_INTERRUPT, \ - [1] = XCHAL_TIMER1_INTERRUPT, \ - [2] = XCHAL_TIMER2_INTERRUPT, \ - } - -#define EXTINTS { \ - [0] = XCHAL_EXTINT0_NUM, \ - [1] = XCHAL_EXTINT1_NUM, \ - [2] = XCHAL_EXTINT2_NUM, \ - [3] = XCHAL_EXTINT3_NUM, \ - [4] = XCHAL_EXTINT4_NUM, \ - [5] = XCHAL_EXTINT5_NUM, \ - [6] = XCHAL_EXTINT6_NUM, \ - [7] = XCHAL_EXTINT7_NUM, \ - [8] = XCHAL_EXTINT8_NUM, \ - [9] = XCHAL_EXTINT9_NUM, \ - [10] = XCHAL_EXTINT10_NUM, \ - [11] = XCHAL_EXTINT11_NUM, \ - [12] = XCHAL_EXTINT12_NUM, \ - [13] = XCHAL_EXTINT13_NUM, \ - [14] = XCHAL_EXTINT14_NUM, \ - [15] = XCHAL_EXTINT15_NUM, \ - [16] = XCHAL_EXTINT16_NUM, \ - [17] = XCHAL_EXTINT17_NUM, \ - [18] = XCHAL_EXTINT18_NUM, \ - [19] = XCHAL_EXTINT19_NUM, \ - [20] = XCHAL_EXTINT20_NUM, \ - [21] = XCHAL_EXTINT21_NUM, \ - [22] = XCHAL_EXTINT22_NUM, \ - [23] = XCHAL_EXTINT23_NUM, \ - [24] = XCHAL_EXTINT24_NUM, \ - [25] = XCHAL_EXTINT25_NUM, \ - [26] = XCHAL_EXTINT26_NUM, \ - [27] = XCHAL_EXTINT27_NUM, \ - [28] = XCHAL_EXTINT28_NUM, \ - [29] = XCHAL_EXTINT29_NUM, \ - [30] = XCHAL_EXTINT30_NUM, \ - [31] = XCHAL_EXTINT31_NUM, \ - } - -#define EXCEPTIONS_SECTION \ - .excm_level = XCHAL_EXCM_LEVEL, \ - .vecbase = XCHAL_VECBASE_RESET_VADDR, \ - .exception_vector = EXCEPTION_VECTORS - -#define INTERRUPTS_SECTION \ - .ninterrupt = XCHAL_NUM_INTERRUPTS, \ - .nlevel = XCHAL_NUM_INTLEVELS, \ - .interrupt_vector = INTERRUPT_VECTORS, \ - .level_mask = LEVEL_MASKS, \ - .inttype_mask = INTTYPE_MASKS, \ - .interrupt = INTERRUPTS, \ - .nccompare = XCHAL_NUM_TIMERS, \ - .timerint = TIMERINTS, \ - .nextint = XCHAL_NUM_EXTINTERRUPTS, \ - .extint = EXTINTS - -#if XCHAL_HAVE_PTP_MMU - -#define TLB_TEMPLATE(ways, refill_way_size, way56) { \ - .nways = ways, \ - .way_size = { \ - (refill_way_size), (refill_way_size), \ - (refill_way_size), (refill_way_size), \ - 4, (way56) ? 4 : 2, (way56) ? 8 : 2, 1, 1, 1, \ - }, \ - .varway56 = (way56), \ - .nrefillentries = (refill_way_size) * 4, \ - } - -#define ITLB(varway56) \ - TLB_TEMPLATE(7, 1 << XCHAL_ITLB_ARF_ENTRIES_LOG2, varway56) - -#define DTLB(varway56) \ - TLB_TEMPLATE(10, 1 << XCHAL_DTLB_ARF_ENTRIES_LOG2, varway56) - -#define TLB_SECTION \ - .itlb = ITLB(XCHAL_HAVE_SPANNING_WAY), \ - .dtlb = DTLB(XCHAL_HAVE_SPANNING_WAY) - -#elif XCHAL_HAVE_XLT_CACHEATTR || XCHAL_HAVE_MIMIC_CACHEATTR - -#define TLB_TEMPLATE { \ - .nways = 1, \ - .way_size = { \ - 8, \ - } \ - } - -#define TLB_SECTION \ - .itlb = TLB_TEMPLATE, \ - .dtlb = TLB_TEMPLATE - -#endif - -#if (defined(TARGET_WORDS_BIGENDIAN) != 0) == (XCHAL_HAVE_BE != 0) -#define REGISTER_CORE(core) \ - static void __attribute__((constructor)) register_core(void) \ - { \ - static XtensaConfigList node = { \ - .config = &core, \ - }; \ - xtensa_finalize_config(&core); \ - xtensa_register_core(&node); \ - } -#else -#define REGISTER_CORE(core) -#endif - -#define DEBUG_SECTION \ - .debug_level = XCHAL_DEBUGLEVEL, \ - .nibreak = XCHAL_NUM_IBREAK, \ - .ndbreak = XCHAL_NUM_DBREAK - -#define CONFIG_SECTION \ - .configid = { \ - XCHAL_HW_CONFIGID0, \ - XCHAL_HW_CONFIGID1, \ - } - -#define DEFAULT_SECTIONS \ - .options = XTENSA_OPTIONS, \ - .nareg = XCHAL_NUM_AREGS, \ - .ndepc = (XCHAL_XEA_VERSION >= 2), \ - EXCEPTIONS_SECTION, \ - INTERRUPTS_SECTION, \ - TLB_SECTION, \ - DEBUG_SECTION, \ - CONFIG_SECTION - - -#if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI + 1 <= 2 -#define XCHAL_INTLEVEL2_VECTOR_VADDR 0 -#endif -#if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI + 1 <= 3 -#define XCHAL_INTLEVEL3_VECTOR_VADDR 0 -#endif -#if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI + 1 <= 4 -#define XCHAL_INTLEVEL4_VECTOR_VADDR 0 -#endif -#if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI + 1 <= 5 -#define XCHAL_INTLEVEL5_VECTOR_VADDR 0 -#endif -#if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI + 1 <= 6 -#define XCHAL_INTLEVEL6_VECTOR_VADDR 0 -#endif -#if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI + 1 <= 7 -#define XCHAL_INTLEVEL7_VECTOR_VADDR 0 -#endif - - -#if XCHAL_NUM_INTERRUPTS <= 0 -#define XCHAL_INT0_LEVEL 0 -#define XCHAL_INT0_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 1 -#define XCHAL_INT1_LEVEL 0 -#define XCHAL_INT1_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 2 -#define XCHAL_INT2_LEVEL 0 -#define XCHAL_INT2_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 3 -#define XCHAL_INT3_LEVEL 0 -#define XCHAL_INT3_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 4 -#define XCHAL_INT4_LEVEL 0 -#define XCHAL_INT4_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 5 -#define XCHAL_INT5_LEVEL 0 -#define XCHAL_INT5_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 6 -#define XCHAL_INT6_LEVEL 0 -#define XCHAL_INT6_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 7 -#define XCHAL_INT7_LEVEL 0 -#define XCHAL_INT7_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 8 -#define XCHAL_INT8_LEVEL 0 -#define XCHAL_INT8_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 9 -#define XCHAL_INT9_LEVEL 0 -#define XCHAL_INT9_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 10 -#define XCHAL_INT10_LEVEL 0 -#define XCHAL_INT10_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 11 -#define XCHAL_INT11_LEVEL 0 -#define XCHAL_INT11_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 12 -#define XCHAL_INT12_LEVEL 0 -#define XCHAL_INT12_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 13 -#define XCHAL_INT13_LEVEL 0 -#define XCHAL_INT13_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 14 -#define XCHAL_INT14_LEVEL 0 -#define XCHAL_INT14_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 15 -#define XCHAL_INT15_LEVEL 0 -#define XCHAL_INT15_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 16 -#define XCHAL_INT16_LEVEL 0 -#define XCHAL_INT16_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 17 -#define XCHAL_INT17_LEVEL 0 -#define XCHAL_INT17_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 18 -#define XCHAL_INT18_LEVEL 0 -#define XCHAL_INT18_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 19 -#define XCHAL_INT19_LEVEL 0 -#define XCHAL_INT19_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 20 -#define XCHAL_INT20_LEVEL 0 -#define XCHAL_INT20_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 21 -#define XCHAL_INT21_LEVEL 0 -#define XCHAL_INT21_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 22 -#define XCHAL_INT22_LEVEL 0 -#define XCHAL_INT22_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 23 -#define XCHAL_INT23_LEVEL 0 -#define XCHAL_INT23_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 24 -#define XCHAL_INT24_LEVEL 0 -#define XCHAL_INT24_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 25 -#define XCHAL_INT25_LEVEL 0 -#define XCHAL_INT25_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 26 -#define XCHAL_INT26_LEVEL 0 -#define XCHAL_INT26_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 27 -#define XCHAL_INT27_LEVEL 0 -#define XCHAL_INT27_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 28 -#define XCHAL_INT28_LEVEL 0 -#define XCHAL_INT28_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 29 -#define XCHAL_INT29_LEVEL 0 -#define XCHAL_INT29_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 30 -#define XCHAL_INT30_LEVEL 0 -#define XCHAL_INT30_TYPE 0 -#endif -#if XCHAL_NUM_INTERRUPTS <= 31 -#define XCHAL_INT31_LEVEL 0 -#define XCHAL_INT31_TYPE 0 -#endif - - -#if XCHAL_NUM_EXTINTERRUPTS <= 0 -#define XCHAL_EXTINT0_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 1 -#define XCHAL_EXTINT1_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 2 -#define XCHAL_EXTINT2_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 3 -#define XCHAL_EXTINT3_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 4 -#define XCHAL_EXTINT4_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 5 -#define XCHAL_EXTINT5_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 6 -#define XCHAL_EXTINT6_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 7 -#define XCHAL_EXTINT7_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 8 -#define XCHAL_EXTINT8_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 9 -#define XCHAL_EXTINT9_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 10 -#define XCHAL_EXTINT10_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 11 -#define XCHAL_EXTINT11_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 12 -#define XCHAL_EXTINT12_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 13 -#define XCHAL_EXTINT13_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 14 -#define XCHAL_EXTINT14_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 15 -#define XCHAL_EXTINT15_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 16 -#define XCHAL_EXTINT16_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 17 -#define XCHAL_EXTINT17_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 18 -#define XCHAL_EXTINT18_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 19 -#define XCHAL_EXTINT19_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 20 -#define XCHAL_EXTINT20_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 21 -#define XCHAL_EXTINT21_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 22 -#define XCHAL_EXTINT22_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 23 -#define XCHAL_EXTINT23_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 24 -#define XCHAL_EXTINT24_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 25 -#define XCHAL_EXTINT25_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 26 -#define XCHAL_EXTINT26_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 27 -#define XCHAL_EXTINT27_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 28 -#define XCHAL_EXTINT28_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 29 -#define XCHAL_EXTINT29_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 30 -#define XCHAL_EXTINT30_NUM 0 -#endif -#if XCHAL_NUM_EXTINTERRUPTS <= 31 -#define XCHAL_EXTINT31_NUM 0 -#endif - - -#define XTHAL_TIMER_UNCONFIGURED 0 |