summaryrefslogtreecommitdiffstats
path: root/kernel/Documentation/devicetree/bindings/arm/l2cc.txt
diff options
context:
space:
mode:
Diffstat (limited to 'kernel/Documentation/devicetree/bindings/arm/l2cc.txt')
-rw-r--r--kernel/Documentation/devicetree/bindings/arm/l2cc.txt11
1 files changed, 11 insertions, 0 deletions
diff --git a/kernel/Documentation/devicetree/bindings/arm/l2cc.txt b/kernel/Documentation/devicetree/bindings/arm/l2cc.txt
index 0dbabe9a6..06c88a4d2 100644
--- a/kernel/Documentation/devicetree/bindings/arm/l2cc.txt
+++ b/kernel/Documentation/devicetree/bindings/arm/l2cc.txt
@@ -67,6 +67,17 @@ Optional properties:
disable if zero.
- arm,prefetch-offset : Override prefetch offset value. Valid values are
0-7, 15, 23, and 31.
+- arm,shared-override : The default behavior of the pl310 cache controller with
+ respect to the shareable attribute is to transform "normal memory
+ non-cacheable transactions" into "cacheable no allocate" (for reads) or
+ "write through no write allocate" (for writes).
+ On systems where this may cause DMA buffer corruption, this property must be
+ specified to indicate that such transforms are precluded.
+- prefetch-data : Data prefetch. Value: <0> (forcibly disable), <1>
+ (forcibly enable), property absent (retain settings set by firmware)
+- prefetch-instr : Instruction prefetch. Value: <0> (forcibly disable),
+ <1> (forcibly enable), property absent (retain settings set by
+ firmware)
Example: