diff options
| author |   Jiang, Yunhong <yunhong.jiang@intel.com> | 2016-10-28 23:29:05 +0000 |
|---|---|---|
| committer |   Gerrit Code Review <gerrit@opnfv.org> | 2016-10-28 23:29:05 +0000 |
| commit | f2e379228d244be691bee350da1cb3d820cb6dfb (patch) | |
| tree | 3061748572f9dcb06fea9c367e366b2691f3a6ba /qemu/target-openrisc/exception.c | |
| parent | c0946a21d3e299d73620b6fee2327f5f0f6ebb32 (diff) | |
| parent | 540333b9f4ebaaf2362437da2990f3c63ac4f2e8 (diff) | |
Merge "Fix imprecise timer interrupts by eliminating TSC clockevents frequency roundoff error"
Diffstat (limited to 'qemu/target-openrisc/exception.c')
0 files changed, 0 insertions, 0 deletions