summaryrefslogtreecommitdiffstats
path: root/docker/ansible/roles/config_files/templates/intel_pmu.conf.j2
diff options
context:
space:
mode:
authorGordon Kelly <gordon.kelly@intel.com>2018-02-15 09:40:44 +0000
committerGordon Kelly <gordon.kelly@intel.com>2018-02-23 15:45:13 +0000
commitd80cfa2391f97998eb33a06baf5a6489934919e7 (patch)
treeaef9382b956e63fc282a9fdd1337d066b3fa85f4 /docker/ansible/roles/config_files/templates/intel_pmu.conf.j2
parent206802828c9b76b56388fe270f114999713a3a8c (diff)
ansible: add ansible scripts to configure .conf file on collectd nodes
Change-Id: I7349582f7412088f4d303ca52eabf40afea3f5fe Signed-off-by: gordonkelly <gordon.kelly@intel.com>
Diffstat (limited to 'docker/ansible/roles/config_files/templates/intel_pmu.conf.j2')
-rw-r--r--docker/ansible/roles/config_files/templates/intel_pmu.conf.j224
1 files changed, 24 insertions, 0 deletions
diff --git a/docker/ansible/roles/config_files/templates/intel_pmu.conf.j2 b/docker/ansible/roles/config_files/templates/intel_pmu.conf.j2
new file mode 100644
index 00000000..067a3e82
--- /dev/null
+++ b/docker/ansible/roles/config_files/templates/intel_pmu.conf.j2
@@ -0,0 +1,24 @@
+#Copyright 2018 OPNFV and Intel Corporation
+#
+# Licensed under the Apache License, Version 2.0 (the "License");
+# you may not use this file except in compliance with the License.
+# You may obtain a copy of the License at
+#
+# http://www.apache.org/licenses/LICENSE-2.0
+#
+# Unless required by applicable law or agreed to in writing, software
+# distributed under the License is distributed on an "AS IS" BASIS,
+# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+# See the License for the specific language governing permissions and
+# limitations under the License.
+
+LoadPlugin intel_pmu
+
+<Plugin intel_pmu>
+ ReportHardwareCacheEvents true
+ ReportKernelPMUEvents true
+ ReportSoftwareEvents true
+# EventList "/var/cache/pmu/GenuineIntel-6-2D-core.json"
+# HardwareEvents "L2_RQSTS.CODE_RD_HIT,L2_RQSTS.CODE_RD_MISS" "L2_RQSTS.ALL_CODE_RD"
+</Plugin>
+