From 9ca8dbcc65cfc63d6f5ef3312a33184e1d726e00 Mon Sep 17 00:00:00 2001 From: Yunhong Jiang Date: Tue, 4 Aug 2015 12:17:53 -0700 Subject: Add the rt linux 4.1.3-rt3 as base Import the rt linux 4.1.3-rt3 as OPNFV kvm base. It's from git://git.kernel.org/pub/scm/linux/kernel/git/rt/linux-rt-devel.git linux-4.1.y-rt and the base is: commit 0917f823c59692d751951bf5ea699a2d1e2f26a2 Author: Sebastian Andrzej Siewior Date: Sat Jul 25 12:13:34 2015 +0200 Prepare v4.1.3-rt3 Signed-off-by: Sebastian Andrzej Siewior We lose all the git history this way and it's not good. We should apply another opnfv project repo in future. Change-Id: I87543d81c9df70d99c5001fbdf646b202c19f423 Signed-off-by: Yunhong Jiang --- .../devicetree/bindings/rtc/abracon,abx80x.txt | 30 +++++++++ .../devicetree/bindings/rtc/armada-380-rtc.txt | 22 ++++++ .../bindings/rtc/atmel,at91rm9200-rtc.txt | 15 +++++ .../devicetree/bindings/rtc/atmel,at91sam9-rtc.txt | 23 +++++++ .../devicetree/bindings/rtc/dallas,ds1339.txt | 18 +++++ .../devicetree/bindings/rtc/digicolor-rtc.txt | 17 +++++ .../devicetree/bindings/rtc/dw-apb.txt | 32 +++++++++ .../devicetree/bindings/rtc/haoyu,hym8563.txt | 30 +++++++++ .../devicetree/bindings/rtc/imxdi-rtc.txt | 17 +++++ .../devicetree/bindings/rtc/isil,isl12057.txt | 78 ++++++++++++++++++++++ .../devicetree/bindings/rtc/lpc32xx-rtc.txt | 15 +++++ .../devicetree/bindings/rtc/maxim,ds1742.txt | 12 ++++ .../devicetree/bindings/rtc/moxa,moxart-rtc.txt | 17 +++++ .../devicetree/bindings/rtc/nvidia,tegra20-rtc.txt | 24 +++++++ .../devicetree/bindings/rtc/nxp,rtc-2123.txt | 16 +++++ .../devicetree/bindings/rtc/olpc-xo1-rtc.txt | 5 ++ .../devicetree/bindings/rtc/orion-rtc.txt | 18 +++++ .../devicetree/bindings/rtc/pxa-rtc.txt | 14 ++++ .../devicetree/bindings/rtc/rtc-cmos.txt | 28 ++++++++ .../devicetree/bindings/rtc/rtc-omap.txt | 28 ++++++++ .../devicetree/bindings/rtc/rtc-opal.txt | 16 +++++ .../devicetree/bindings/rtc/rtc-palmas.txt | 33 +++++++++ .../devicetree/bindings/rtc/s3c-rtc.txt | 23 +++++++ .../devicetree/bindings/rtc/sa1100-rtc.txt | 17 +++++ .../devicetree/bindings/rtc/snvs-rtc.txt | 1 + .../devicetree/bindings/rtc/spear-rtc.txt | 17 +++++ .../devicetree/bindings/rtc/stmp3xxx-rtc.txt | 21 ++++++ .../devicetree/bindings/rtc/sun6i-rtc.txt | 17 +++++ .../devicetree/bindings/rtc/sunxi-rtc.txt | 17 +++++ .../devicetree/bindings/rtc/twl-rtc.txt | 12 ++++ .../devicetree/bindings/rtc/via,vt8500-rtc.txt | 15 +++++ .../devicetree/bindings/rtc/xgene-rtc.txt | 28 ++++++++ 32 files changed, 676 insertions(+) create mode 100644 kernel/Documentation/devicetree/bindings/rtc/abracon,abx80x.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/armada-380-rtc.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/atmel,at91rm9200-rtc.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/atmel,at91sam9-rtc.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/dallas,ds1339.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/digicolor-rtc.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/dw-apb.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/haoyu,hym8563.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/imxdi-rtc.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/isil,isl12057.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/lpc32xx-rtc.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/maxim,ds1742.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/moxa,moxart-rtc.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/nvidia,tegra20-rtc.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/nxp,rtc-2123.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/olpc-xo1-rtc.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/orion-rtc.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/pxa-rtc.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/rtc-cmos.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/rtc-omap.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/rtc-opal.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/rtc-palmas.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/s3c-rtc.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/sa1100-rtc.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/snvs-rtc.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/spear-rtc.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/stmp3xxx-rtc.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/sun6i-rtc.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/sunxi-rtc.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/twl-rtc.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/via,vt8500-rtc.txt create mode 100644 kernel/Documentation/devicetree/bindings/rtc/xgene-rtc.txt (limited to 'kernel/Documentation/devicetree/bindings/rtc') diff --git a/kernel/Documentation/devicetree/bindings/rtc/abracon,abx80x.txt b/kernel/Documentation/devicetree/bindings/rtc/abracon,abx80x.txt new file mode 100644 index 000000000..be789685a --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/abracon,abx80x.txt @@ -0,0 +1,30 @@ +Abracon ABX80X I2C ultra low power RTC/Alarm chip + +The Abracon ABX80X family consist of the ab0801, ab0803, ab0804, ab0805, ab1801, +ab1803, ab1804 and ab1805. The ab0805 is the superset of ab080x and the ab1805 +is the superset of ab180x. + +Required properties: + + - "compatible": should one of: + "abracon,abx80x" + "abracon,ab0801" + "abracon,ab0803" + "abracon,ab0804" + "abracon,ab0805" + "abracon,ab1801" + "abracon,ab1803" + "abracon,ab1804" + "abracon,ab1805" + Using "abracon,abx80x" will enable chip autodetection. + - "reg": I2C bus address of the device + +Optional properties: + +The abx804 and abx805 have a trickle charger that is able to charge the +connected battery or supercap. Both the following properties have to be defined +and valid to enable charging: + + - "abracon,tc-diode": should be "standard" (0.6V) or "schottky" (0.3V) + - "abracon,tc-resistor": should be <0>, <3>, <6> or <11>. 0 disables the output + resistor, the other values are in ohm. diff --git a/kernel/Documentation/devicetree/bindings/rtc/armada-380-rtc.txt b/kernel/Documentation/devicetree/bindings/rtc/armada-380-rtc.txt new file mode 100644 index 000000000..2eb9d4ee7 --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/armada-380-rtc.txt @@ -0,0 +1,22 @@ +* Real Time Clock of the Armada 38x SoCs + +RTC controller for the Armada 38x SoCs + +Required properties: +- compatible : Should be "marvell,armada-380-rtc" +- reg: a list of base address and size pairs, one for each entry in + reg-names +- reg names: should contain: + * "rtc" for the RTC registers + * "rtc-soc" for the SoC related registers and among them the one + related to the interrupt. +- interrupts: IRQ line for the RTC. + +Example: + +rtc@a3800 { + compatible = "marvell,armada-380-rtc"; + reg = <0xa3800 0x20>, <0x184a0 0x0c>; + reg-names = "rtc", "rtc-soc"; + interrupts = ; +}; diff --git a/kernel/Documentation/devicetree/bindings/rtc/atmel,at91rm9200-rtc.txt b/kernel/Documentation/devicetree/bindings/rtc/atmel,at91rm9200-rtc.txt new file mode 100644 index 000000000..34c150577 --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/atmel,at91rm9200-rtc.txt @@ -0,0 +1,15 @@ +Atmel AT91RM9200 Real Time Clock + +Required properties: +- compatible: should be: "atmel,at91rm9200-rtc" or "atmel,at91sam9x5-rtc" +- reg: physical base address of the controller and length of memory mapped + region. +- interrupts: rtc alarm/event interrupt + +Example: + +rtc@fffffe00 { + compatible = "atmel,at91rm9200-rtc"; + reg = <0xfffffe00 0x100>; + interrupts = <1 4 7>; +}; diff --git a/kernel/Documentation/devicetree/bindings/rtc/atmel,at91sam9-rtc.txt b/kernel/Documentation/devicetree/bindings/rtc/atmel,at91sam9-rtc.txt new file mode 100644 index 000000000..6ae79d184 --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/atmel,at91sam9-rtc.txt @@ -0,0 +1,23 @@ +Atmel AT91SAM9260 Real Time Timer + +Required properties: +- compatible: should be: "atmel,at91sam9260-rtt" +- reg: should encode the memory region of the RTT controller +- interrupts: rtt alarm/event interrupt +- clocks: should contain the 32 KHz slow clk that will drive the RTT block. +- atmel,rtt-rtc-time-reg: should encode the GPBR register used to store + the time base when the RTT is used as an RTC. + The first cell should point to the GPBR node and the second one + encode the offset within the GPBR block (or in other words, the + GPBR register used to store the time base). + + +Example: + +rtt@fffffd20 { + compatible = "atmel,at91sam9260-rtt"; + reg = <0xfffffd20 0x10>; + interrupts = <1 4 7>; + clocks = <&clk32k>; + atmel,rtt-rtc-time-reg = <&gpbr 0x0>; +}; diff --git a/kernel/Documentation/devicetree/bindings/rtc/dallas,ds1339.txt b/kernel/Documentation/devicetree/bindings/rtc/dallas,ds1339.txt new file mode 100644 index 000000000..916f57601 --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/dallas,ds1339.txt @@ -0,0 +1,18 @@ +* Dallas DS1339 I2C Serial Real-Time Clock + +Required properties: +- compatible: Should contain "dallas,ds1339". +- reg: I2C address for chip + +Optional properties: +- trickle-resistor-ohms : Selected resistor for trickle charger + Values usable for ds1339 are 250, 2000, 4000 + Should be given if trickle charger should be enabled +- trickle-diode-disable : Do not use internal trickle charger diode + Should be given if internal trickle charger diode should be disabled +Example: + ds1339: rtc@68 { + compatible = "dallas,ds1339"; + trickle-resistor-ohms = <250>; + reg = <0x68>; + }; diff --git a/kernel/Documentation/devicetree/bindings/rtc/digicolor-rtc.txt b/kernel/Documentation/devicetree/bindings/rtc/digicolor-rtc.txt new file mode 100644 index 000000000..d46498601 --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/digicolor-rtc.txt @@ -0,0 +1,17 @@ +Conexant Digicolor Real Time Clock controller + +This binding currently supports the CX92755 SoC. + +Required properties: +- compatible: should be "cnxt,cx92755-rtc" +- reg: physical base address of the controller and length of memory mapped + region. +- interrupts: rtc alarm interrupt + +Example: + + rtc@f0000c30 { + compatible = "cnxt,cx92755-rtc"; + reg = <0xf0000c30 0x18>; + interrupts = <25>; + }; diff --git a/kernel/Documentation/devicetree/bindings/rtc/dw-apb.txt b/kernel/Documentation/devicetree/bindings/rtc/dw-apb.txt new file mode 100644 index 000000000..c703d51ab --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/dw-apb.txt @@ -0,0 +1,32 @@ +* Designware APB timer + +Required properties: +- compatible: One of: + "snps,dw-apb-timer" + "snps,dw-apb-timer-sp" + "snps,dw-apb-timer-osc" +- reg: physical base address of the controller and length of memory mapped + region. +- interrupts: IRQ line for the timer. +- either clocks+clock-names or clock-frequency properties + +Optional properties: +- clocks : list of clock specifiers, corresponding to entries in + the clock-names property; +- clock-names : should contain "timer" and "pclk" entries, matching entries + in the clocks property. +- clock-frequency: The frequency in HZ of the timer. +- clock-freq: For backwards compatibility with picoxcell + +If using the clock specifiers, the pclk clock is optional, as not all +systems may use one. + + +Example: + timer@ffe00000 { + compatible = "snps,dw-apb-timer"; + interrupts = <0 170 4>; + reg = <0xffe00000 0x1000>; + clocks = <&timer_clk>, <&timer_pclk>; + clock-names = "timer", "pclk"; + }; diff --git a/kernel/Documentation/devicetree/bindings/rtc/haoyu,hym8563.txt b/kernel/Documentation/devicetree/bindings/rtc/haoyu,hym8563.txt new file mode 100644 index 000000000..5c199ee04 --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/haoyu,hym8563.txt @@ -0,0 +1,30 @@ +Haoyu Microelectronics HYM8563 Real Time Clock + +The HYM8563 provides basic rtc and alarm functionality +as well as a clock output of up to 32kHz. + +Required properties: +- compatible: should be: "haoyu,hym8563" +- reg: i2c address +- interrupts: rtc alarm/event interrupt +- #clock-cells: the value should be 0 + +Optional properties: +- clock-output-names: From common clock binding + +Example: + +hym8563: hym8563@51 { + compatible = "haoyu,hym8563"; + reg = <0x51>; + + interrupts = <13 IRQ_TYPE_EDGE_FALLING>; + + #clock-cells = <0>; +}; + +device { +... + clocks = <&hym8563>; +... +}; diff --git a/kernel/Documentation/devicetree/bindings/rtc/imxdi-rtc.txt b/kernel/Documentation/devicetree/bindings/rtc/imxdi-rtc.txt new file mode 100644 index 000000000..c9d80d7da --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/imxdi-rtc.txt @@ -0,0 +1,17 @@ +* i.MX25 Real Time Clock controller + +This binding supports the following chips: i.MX25, i.MX53 + +Required properties: +- compatible: should be: "fsl,imx25-rtc" +- reg: physical base address of the controller and length of memory mapped + region. +- interrupts: rtc alarm interrupt + +Example: + +rtc@80056000 { + compatible = "fsl,imx53-rtc", "fsl,imx25-rtc"; + reg = <0x80056000 2000>; + interrupts = <29>; +}; diff --git a/kernel/Documentation/devicetree/bindings/rtc/isil,isl12057.txt b/kernel/Documentation/devicetree/bindings/rtc/isil,isl12057.txt new file mode 100644 index 000000000..501c39cea --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/isil,isl12057.txt @@ -0,0 +1,78 @@ +Intersil ISL12057 I2C RTC/Alarm chip + +ISL12057 is a trivial I2C device (it has simple device tree bindings, +consisting of a compatible field, an address and possibly an interrupt +line). + +Nonetheless, it also supports an option boolean property +("isil,irq2-can-wakeup-machine") to handle the specific use-case found +on at least three in-tree users of the chip (NETGEAR ReadyNAS 102, 104 +and 2120 ARM-based NAS); On those devices, the IRQ#2 pin of the chip +(associated with the alarm supported by the driver) is not connected +to the SoC but to a PMIC. It allows the device to be powered up when +RTC alarm rings. In order to mark the device has a wakeup source and +get access to the 'wakealarm' sysfs entry, this specific property can +be set when the IRQ#2 pin of the chip is not connected to the SoC but +can wake up the device. + +Required properties supported by the device: + + - "compatible": must be "isil,isl12057" + - "reg": I2C bus address of the device + +Optional properties: + + - "isil,irq2-can-wakeup-machine": mark the chip as a wakeup source, + independently of the availability of an IRQ line connected to the + SoC. + + - "interrupt-parent", "interrupts": for passing the interrupt line + of the SoC connected to IRQ#2 of the RTC chip. + + +Example isl12057 node without IRQ#2 pin connected (no alarm support): + + isl12057: isl12057@68 { + compatible = "isil,isl12057"; + reg = <0x68>; + }; + + +Example isl12057 node with IRQ#2 pin connected to main SoC via MPP6 (note +that the pinctrl-related properties below are given for completeness and +may not be required or may be different depending on your system or +SoC, and the main function of the MPP used as IRQ line, i.e. +"interrupt-parent" and "interrupts" are usually sufficient): + + pinctrl { + ... + + rtc_alarm_pin: rtc_alarm_pin { + marvell,pins = "mpp6"; + marvell,function = "gpio"; + }; + + ... + + }; + + ... + + isl12057: isl12057@68 { + compatible = "isil,isl12057"; + reg = <0x68>; + pinctrl-0 = <&rtc_alarm_pin>; + pinctrl-names = "default"; + interrupt-parent = <&gpio0>; + interrupts = <6 IRQ_TYPE_EDGE_FALLING>; + }; + + +Example isl12057 node without IRQ#2 pin connected to the SoC but to a +PMIC, allowing the device to be started based on configured alarm: + + isl12057: isl12057@68 { + compatible = "isil,isl12057"; + reg = <0x68>; + isil,irq2-can-wakeup-machine; + }; diff --git a/kernel/Documentation/devicetree/bindings/rtc/lpc32xx-rtc.txt b/kernel/Documentation/devicetree/bindings/rtc/lpc32xx-rtc.txt new file mode 100644 index 000000000..a87a1e9bc --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/lpc32xx-rtc.txt @@ -0,0 +1,15 @@ +* NXP LPC32xx SoC Real Time Clock controller + +Required properties: +- compatible: must be "nxp,lpc3220-rtc" +- reg: physical base address of the controller and length of memory mapped + region. +- interrupts: The RTC interrupt + +Example: + + rtc@40024000 { + compatible = "nxp,lpc3220-rtc"; + reg = <0x40024000 0x1000>; + interrupts = <52 0>; + }; diff --git a/kernel/Documentation/devicetree/bindings/rtc/maxim,ds1742.txt b/kernel/Documentation/devicetree/bindings/rtc/maxim,ds1742.txt new file mode 100644 index 000000000..d0f937c35 --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/maxim,ds1742.txt @@ -0,0 +1,12 @@ +* Maxim (Dallas) DS1742/DS1743 Real Time Clock + +Required properties: +- compatible: Should contain "maxim,ds1742". +- reg: Physical base address of the RTC and length of memory + mapped region. + +Example: + rtc: rtc@10000000 { + compatible = "maxim,ds1742"; + reg = <0x10000000 0x800>; + }; diff --git a/kernel/Documentation/devicetree/bindings/rtc/moxa,moxart-rtc.txt b/kernel/Documentation/devicetree/bindings/rtc/moxa,moxart-rtc.txt new file mode 100644 index 000000000..c9d3ac147 --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/moxa,moxart-rtc.txt @@ -0,0 +1,17 @@ +MOXA ART real-time clock + +Required properties: + +- compatible : Should be "moxa,moxart-rtc" +- gpio-rtc-sclk : RTC sclk gpio, with zero flags +- gpio-rtc-data : RTC data gpio, with zero flags +- gpio-rtc-reset : RTC reset gpio, with zero flags + +Example: + + rtc: rtc { + compatible = "moxa,moxart-rtc"; + gpio-rtc-sclk = <&gpio 5 0>; + gpio-rtc-data = <&gpio 6 0>; + gpio-rtc-reset = <&gpio 7 0>; + }; diff --git a/kernel/Documentation/devicetree/bindings/rtc/nvidia,tegra20-rtc.txt b/kernel/Documentation/devicetree/bindings/rtc/nvidia,tegra20-rtc.txt new file mode 100644 index 000000000..b7d98ed3e --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/nvidia,tegra20-rtc.txt @@ -0,0 +1,24 @@ +NVIDIA Tegra20 real-time clock + +The Tegra RTC maintains seconds and milliseconds counters, and five alarm +registers. The alarms and other interrupts may wake the system from low-power +state. + +Required properties: + +- compatible : For Tegra20, must contain "nvidia,tegra20-rtc". Otherwise, + must contain '"nvidia,-rtc", "nvidia,tegra20-rtc"', where + can be tegra30, tegra114, tegra124, or tegra132. +- reg : Specifies base physical address and size of the registers. +- interrupts : A single interrupt specifier. +- clocks : Must contain one entry, for the module clock. + See ../clocks/clock-bindings.txt for details. + +Example: + +timer { + compatible = "nvidia,tegra20-rtc"; + reg = <0x7000e000 0x100>; + interrupts = <0 2 0x04>; + clocks = <&tegra_car 4>; +}; diff --git a/kernel/Documentation/devicetree/bindings/rtc/nxp,rtc-2123.txt b/kernel/Documentation/devicetree/bindings/rtc/nxp,rtc-2123.txt new file mode 100644 index 000000000..5cbc0b145 --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/nxp,rtc-2123.txt @@ -0,0 +1,16 @@ +NXP PCF2123 SPI Real Time Clock + +Required properties: +- compatible: should be: "nxp,rtc-pcf2123" +- reg: should be the SPI slave chipselect address + +Optional properties: +- spi-cs-high: PCF2123 needs chipselect high + +Example: + +rtc: nxp,rtc-pcf2123@3 { + compatible = "nxp,rtc-pcf2123" + reg = <3> + spi-cs-high; +}; diff --git a/kernel/Documentation/devicetree/bindings/rtc/olpc-xo1-rtc.txt b/kernel/Documentation/devicetree/bindings/rtc/olpc-xo1-rtc.txt new file mode 100644 index 000000000..a2891ceb6 --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/olpc-xo1-rtc.txt @@ -0,0 +1,5 @@ +OLPC XO-1 RTC +~~~~~~~~~~~~~ + +Required properties: + - compatible : "olpc,xo1-rtc" diff --git a/kernel/Documentation/devicetree/bindings/rtc/orion-rtc.txt b/kernel/Documentation/devicetree/bindings/rtc/orion-rtc.txt new file mode 100644 index 000000000..3bf63ffa5 --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/orion-rtc.txt @@ -0,0 +1,18 @@ +* Mvebu Real Time Clock + +RTC controller for the Kirkwood, the Dove, the Armada 370 and the +Armada XP SoCs + +Required properties: +- compatible : Should be "marvell,orion-rtc" +- reg: physical base address of the controller and length of memory mapped + region. +- interrupts: IRQ line for the RTC. + +Example: + +rtc@10300 { + compatible = "marvell,orion-rtc"; + reg = <0xd0010300 0x20>; + interrupts = <50>; +}; diff --git a/kernel/Documentation/devicetree/bindings/rtc/pxa-rtc.txt b/kernel/Documentation/devicetree/bindings/rtc/pxa-rtc.txt new file mode 100644 index 000000000..8c6672a1b --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/pxa-rtc.txt @@ -0,0 +1,14 @@ +* PXA RTC + +PXA specific RTC driver. + +Required properties: +- compatible : Should be "marvell,pxa-rtc" + +Examples: + +rtc@40900000 { + compatible = "marvell,pxa-rtc"; + reg = <0x40900000 0x3c>; + interrupts = <30 31>; +}; diff --git a/kernel/Documentation/devicetree/bindings/rtc/rtc-cmos.txt b/kernel/Documentation/devicetree/bindings/rtc/rtc-cmos.txt new file mode 100644 index 000000000..7382989b3 --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/rtc-cmos.txt @@ -0,0 +1,28 @@ + Motorola mc146818 compatible RTC +~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ + +Required properties: + - compatible : "motorola,mc146818" + - reg : should contain registers location and length. + +Optional properties: + - interrupts : should contain interrupt. + - interrupt-parent : interrupt source phandle. + - ctrl-reg : Contains the initial value of the control register also + called "Register B". + - freq-reg : Contains the initial value of the frequency register also + called "Regsiter A". + +"Register A" and "B" are usually initialized by the firmware (BIOS for +instance). If this is not done, it can be performed by the driver. + +ISA Example: + + rtc@70 { + compatible = "motorola,mc146818"; + interrupts = <8 3>; + interrupt-parent = <&ioapic1>; + ctrl-reg = <2>; + freq-reg = <0x26>; + reg = <1 0x70 2>; + }; diff --git a/kernel/Documentation/devicetree/bindings/rtc/rtc-omap.txt b/kernel/Documentation/devicetree/bindings/rtc/rtc-omap.txt new file mode 100644 index 000000000..4ba4dbd34 --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/rtc-omap.txt @@ -0,0 +1,28 @@ +TI Real Time Clock + +Required properties: +- compatible: + - "ti,da830-rtc" - for RTC IP used similar to that on DA8xx SoC family. + - "ti,am3352-rtc" - for RTC IP used similar to that on AM335x SoC family. + This RTC IP has special WAKE-EN Register to enable + Wakeup generation for event Alarm. It can also be + used to control an external PMIC via the + pmic_power_en pin. +- reg: Address range of rtc register set +- interrupts: rtc timer, alarm interrupts in order +- interrupt-parent: phandle for the interrupt controller + +Optional properties: +- system-power-controller: whether the rtc is controlling the system power + through pmic_power_en + +Example: + +rtc@1c23000 { + compatible = "ti,da830-rtc"; + reg = <0x23000 0x1000>; + interrupts = <19 + 19>; + interrupt-parent = <&intc>; + system-power-controller; +}; diff --git a/kernel/Documentation/devicetree/bindings/rtc/rtc-opal.txt b/kernel/Documentation/devicetree/bindings/rtc/rtc-opal.txt new file mode 100644 index 000000000..af87e5eca --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/rtc-opal.txt @@ -0,0 +1,16 @@ +IBM OPAL real-time clock +------------------------ + +Required properties: +- comapatible: Should be "ibm,opal-rtc" + +Optional properties: +- has-tpo: Decides if the wakeup is supported or not. + +Example: + rtc { + compatible = "ibm,opal-rtc"; + has-tpo; + phandle = <0x10000029>; + linux,phandle = <0x10000029>; + }; diff --git a/kernel/Documentation/devicetree/bindings/rtc/rtc-palmas.txt b/kernel/Documentation/devicetree/bindings/rtc/rtc-palmas.txt new file mode 100644 index 000000000..adbccc0a5 --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/rtc-palmas.txt @@ -0,0 +1,33 @@ +Palmas RTC controller bindings + +Required properties: +- compatible: + - "ti,palmas-rtc" for palma series of the RTC controller +- interrupt-parent: Parent interrupt device, must be handle of palmas node. +- interrupts: Interrupt number of RTC submodule on device. + +Optional properties: + +- ti,backup-battery-chargeable: The Palmas series device like TPS65913 or + TPS80036 supports the backup battery for powering the RTC when main + battery is removed or in very low power state. The backup battery + can be chargeable or non-chargeable. This flag will tells whether + battery is chargeable or not. If charging battery then driver can + enable the charging. +- ti,backup-battery-charge-high-current: Enable high current charging in + backup battery. Device supports the < 100mA and > 100mA charging. + The high current will be > 100mA. Absence of this property will + charge battery to lower current i.e. < 100mA. + +Example: + palmas: tps65913@58 { + ... + palmas_rtc: rtc { + compatible = "ti,palmas-rtc"; + interrupt-parent = <&palmas>; + interrupts = <8 0>; + ti,backup-battery-chargeable; + ti,backup-battery-charge-high-current; + }; + ... + }; diff --git a/kernel/Documentation/devicetree/bindings/rtc/s3c-rtc.txt b/kernel/Documentation/devicetree/bindings/rtc/s3c-rtc.txt new file mode 100644 index 000000000..ab757b84d --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/s3c-rtc.txt @@ -0,0 +1,23 @@ +* Samsung's S3C Real Time Clock controller + +Required properties: +- compatible: should be one of the following. + * "samsung,s3c2410-rtc" - for controllers compatible with s3c2410 rtc. + * "samsung,s3c2416-rtc" - for controllers compatible with s3c2416 rtc. + * "samsung,s3c2443-rtc" - for controllers compatible with s3c2443 rtc. + * "samsung,s3c6410-rtc" - for controllers compatible with s3c6410 rtc. + * "samsung,exynos3250-rtc" - for controllers compatible with exynos3250 rtc. +- reg: physical base address of the controller and length of memory mapped + region. +- interrupts: Two interrupt numbers to the cpu should be specified. First + interrupt number is the rtc alarm interrupt and second interrupt number + is the rtc tick interrupt. The number of cells representing a interrupt + depends on the parent interrupt controller. + +Example: + + rtc@10070000 { + compatible = "samsung,s3c6410-rtc"; + reg = <0x10070000 0x100>; + interrupts = <44 0 45 0>; + }; diff --git a/kernel/Documentation/devicetree/bindings/rtc/sa1100-rtc.txt b/kernel/Documentation/devicetree/bindings/rtc/sa1100-rtc.txt new file mode 100644 index 000000000..0cda19ad4 --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/sa1100-rtc.txt @@ -0,0 +1,17 @@ +* Marvell Real Time Clock controller + +Required properties: +- compatible: should be "mrvl,sa1100-rtc" +- reg: physical base address of the controller and length of memory mapped + region. +- interrupts: Should be two. The first interrupt number is the rtc alarm + interrupt and the second interrupt number is the rtc hz interrupt. +- interrupt-names: Assign name of irq resource. + +Example: + rtc: rtc@d4010000 { + compatible = "mrvl,mmp-rtc"; + reg = <0xd4010000 0x1000>; + interrupts = <5>, <6>; + interrupt-name = "rtc 1Hz", "rtc alarm"; + }; diff --git a/kernel/Documentation/devicetree/bindings/rtc/snvs-rtc.txt b/kernel/Documentation/devicetree/bindings/rtc/snvs-rtc.txt new file mode 100644 index 000000000..fb61ed77a --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/snvs-rtc.txt @@ -0,0 +1 @@ +See Documentation/devicetree/bindings/crypto/fsl-sec4.txt for details. diff --git a/kernel/Documentation/devicetree/bindings/rtc/spear-rtc.txt b/kernel/Documentation/devicetree/bindings/rtc/spear-rtc.txt new file mode 100644 index 000000000..ca67ac621 --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/spear-rtc.txt @@ -0,0 +1,17 @@ +* SPEAr RTC + +Required properties: +- compatible : "st,spear600-rtc" +- reg : Address range of the rtc registers +- interrupt-parent: Should be the phandle for the interrupt controller + that services interrupts for this device +- interrupt: Should contain the rtc interrupt number + +Example: + + rtc@fc000000 { + compatible = "st,spear600-rtc"; + reg = <0xfc000000 0x1000>; + interrupt-parent = <&vic1>; + interrupts = <12>; + }; diff --git a/kernel/Documentation/devicetree/bindings/rtc/stmp3xxx-rtc.txt b/kernel/Documentation/devicetree/bindings/rtc/stmp3xxx-rtc.txt new file mode 100644 index 000000000..fa6a94226 --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/stmp3xxx-rtc.txt @@ -0,0 +1,21 @@ +* STMP3xxx/i.MX28 Time Clock controller + +Required properties: +- compatible: should be one of the following. + * "fsl,stmp3xxx-rtc" +- reg: physical base address of the controller and length of memory mapped + region. +- interrupts: rtc alarm interrupt + +Optional properties: +- stmp,crystal-freq: override crystal frequency as determined from fuse bits. + Only <32000> and <32768> are possible for the hardware. Use <0> for + "no crystal". + +Example: + +rtc@80056000 { + compatible = "fsl,imx28-rtc", "fsl,stmp3xxx-rtc"; + reg = <0x80056000 2000>; + interrupts = <29>; +}; diff --git a/kernel/Documentation/devicetree/bindings/rtc/sun6i-rtc.txt b/kernel/Documentation/devicetree/bindings/rtc/sun6i-rtc.txt new file mode 100644 index 000000000..f007e428a --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/sun6i-rtc.txt @@ -0,0 +1,17 @@ +* sun6i Real Time Clock + +RTC controller for the Allwinner A31 + +Required properties: +- compatible : Should be "allwinner,sun6i-a31-rtc" +- reg : physical base address of the controller and length of + memory mapped region. +- interrupts : IRQ lines for the RTC alarm 0 and alarm 1, in that order. + +Example: + +rtc: rtc@01f00000 { + compatible = "allwinner,sun6i-a31-rtc"; + reg = <0x01f00000 0x54>; + interrupts = <0 40 4>, <0 41 4>; +}; diff --git a/kernel/Documentation/devicetree/bindings/rtc/sunxi-rtc.txt b/kernel/Documentation/devicetree/bindings/rtc/sunxi-rtc.txt new file mode 100644 index 000000000..6983aad37 --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/sunxi-rtc.txt @@ -0,0 +1,17 @@ +* sun4i/sun7i Real Time Clock + +RTC controller for the Allwinner A10/A20 + +Required properties: +- compatible : Should be "allwinner,sun4i-a10-rtc" or "allwinner,sun7i-a20-rtc" +- reg: physical base address of the controller and length of memory mapped + region. +- interrupts: IRQ line for the RTC. + +Example: + +rtc: rtc@01c20d00 { + compatible = "allwinner,sun4i-a10-rtc"; + reg = <0x01c20d00 0x20>; + interrupts = <24>; +}; diff --git a/kernel/Documentation/devicetree/bindings/rtc/twl-rtc.txt b/kernel/Documentation/devicetree/bindings/rtc/twl-rtc.txt new file mode 100644 index 000000000..596e0c97b --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/twl-rtc.txt @@ -0,0 +1,12 @@ +* TI twl RTC + +The TWL family (twl4030/6030) contains a RTC. + +Required properties: +- compatible : Should be twl4030-rtc + +Examples: + +rtc@0 { + compatible = "ti,twl4030-rtc"; +}; diff --git a/kernel/Documentation/devicetree/bindings/rtc/via,vt8500-rtc.txt b/kernel/Documentation/devicetree/bindings/rtc/via,vt8500-rtc.txt new file mode 100644 index 000000000..3c0484c49 --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/via,vt8500-rtc.txt @@ -0,0 +1,15 @@ +VIA/Wondermedia VT8500 Realtime Clock Controller +----------------------------------------------------- + +Required properties: +- compatible : "via,vt8500-rtc" +- reg : Should contain 1 register ranges(address and length) +- interrupts : alarm interrupt + +Example: + + rtc@d8100000 { + compatible = "via,vt8500-rtc"; + reg = <0xd8100000 0x10000>; + interrupts = <48>; + }; diff --git a/kernel/Documentation/devicetree/bindings/rtc/xgene-rtc.txt b/kernel/Documentation/devicetree/bindings/rtc/xgene-rtc.txt new file mode 100644 index 000000000..fd195c358 --- /dev/null +++ b/kernel/Documentation/devicetree/bindings/rtc/xgene-rtc.txt @@ -0,0 +1,28 @@ +* APM X-Gene Real Time Clock + +RTC controller for the APM X-Gene Real Time Clock + +Required properties: +- compatible : Should be "apm,xgene-rtc" +- reg: physical base address of the controller and length of memory mapped + region. +- interrupts: IRQ line for the RTC. +- #clock-cells: Should be 1. +- clocks: Reference to the clock entry. + +Example: + +rtcclk: rtcclk { + compatible = "fixed-clock"; + #clock-cells = <1>; + clock-frequency = <100000000>; + clock-output-names = "rtcclk"; +}; + +rtc: rtc@10510000 { + compatible = "apm,xgene-rtc"; + reg = <0x0 0x10510000 0x0 0x400>; + interrupts = <0x0 0x46 0x4>; + #clock-cells = <1>; + clocks = <&rtcclk 0>; +}; -- cgit 1.2.3-korg